|
@@ -8,12 +8,14 @@
|
|
|
#define HT_IRQ_LOW_BASE 0xf8000000
|
|
|
|
|
|
#define HT_IRQ_LOW_VECTOR_SHIFT 16
|
|
|
-#define HT_IRQ_LOW_VECTOR_MASK 0x00ff0000
|
|
|
-#define HT_IRQ_LOW_VECTOR(v) (((v) << HT_IRQ_LOW_VECTOR_SHIFT) & HT_IRQ_LOW_VECTOR_MASK)
|
|
|
+#define HT_IRQ_LOW_VECTOR_MASK 0x00ff0000
|
|
|
+#define HT_IRQ_LOW_VECTOR(v) \
|
|
|
+ (((v) << HT_IRQ_LOW_VECTOR_SHIFT) & HT_IRQ_LOW_VECTOR_MASK)
|
|
|
|
|
|
#define HT_IRQ_LOW_DEST_ID_SHIFT 8
|
|
|
-#define HT_IRQ_LOW_DEST_ID_MASK 0x0000ff00
|
|
|
-#define HT_IRQ_LOW_DEST_ID(v) (((v) << HT_IRQ_LOW_DEST_ID_SHIFT) & HT_IRQ_LOW_DEST_ID_MASK)
|
|
|
+#define HT_IRQ_LOW_DEST_ID_MASK 0x0000ff00
|
|
|
+#define HT_IRQ_LOW_DEST_ID(v) \
|
|
|
+ (((v) << HT_IRQ_LOW_DEST_ID_SHIFT) & HT_IRQ_LOW_DEST_ID_MASK)
|
|
|
|
|
|
#define HT_IRQ_LOW_DM_PHYSICAL 0x0000000
|
|
|
#define HT_IRQ_LOW_DM_LOGICAL 0x0000040
|
|
@@ -36,7 +38,8 @@
|
|
|
|
|
|
|
|
|
#define HT_IRQ_HIGH_DEST_ID_SHIFT 0
|
|
|
-#define HT_IRQ_HIGH_DEST_ID_MASK 0x00ffffff
|
|
|
-#define HT_IRQ_HIGH_DEST_ID(v) ((((v) >> 8) << HT_IRQ_HIGH_DEST_ID_SHIFT) & HT_IRQ_HIGH_DEST_ID_MASK)
|
|
|
+#define HT_IRQ_HIGH_DEST_ID_MASK 0x00ffffff
|
|
|
+#define HT_IRQ_HIGH_DEST_ID(v) \
|
|
|
+ ((((v) >> 8) << HT_IRQ_HIGH_DEST_ID_SHIFT) & HT_IRQ_HIGH_DEST_ID_MASK)
|
|
|
|
|
|
#endif /* ASM_HYPERTRANSPORT_H */
|