|
@@ -447,10 +447,6 @@ void __init lpc32xx_init_irq(void)
|
|
|
__raw_writel(0, LPC32XX_INTC_MASK(LPC32XX_SIC1_BASE));
|
|
|
__raw_writel(0, LPC32XX_INTC_MASK(LPC32XX_SIC2_BASE));
|
|
|
|
|
|
- /* MIC SUBIRQx interrupts will route handling to the chain handlers */
|
|
|
- irq_set_chained_handler(IRQ_LPC32XX_SUB1IRQ, lpc32xx_sic1_handler);
|
|
|
- irq_set_chained_handler(IRQ_LPC32XX_SUB2IRQ, lpc32xx_sic2_handler);
|
|
|
-
|
|
|
/* Initially disable all wake events */
|
|
|
__raw_writel(0, LPC32XX_CLKPWR_P01_ER);
|
|
|
__raw_writel(0, LPC32XX_CLKPWR_INT_ER);
|
|
@@ -479,4 +475,8 @@ void __init lpc32xx_init_irq(void)
|
|
|
NULL);
|
|
|
if (!lpc32xx_mic_domain)
|
|
|
panic("Unable to add MIC irq domain\n");
|
|
|
+
|
|
|
+ /* MIC SUBIRQx interrupts will route handling to the chain handlers */
|
|
|
+ irq_set_chained_handler(IRQ_LPC32XX_SUB1IRQ, lpc32xx_sic1_handler);
|
|
|
+ irq_set_chained_handler(IRQ_LPC32XX_SUB2IRQ, lpc32xx_sic2_handler);
|
|
|
}
|