|
@@ -941,10 +941,10 @@
|
|
|
#define OMAP4_DSI2_LANEENABLE_MASK (0x7 << 29)
|
|
|
#define OMAP4_DSI1_LANEENABLE_SHIFT 24
|
|
|
#define OMAP4_DSI1_LANEENABLE_MASK (0x1f << 24)
|
|
|
-#define OMAP4_DSI2_PIPD_SHIFT 19
|
|
|
-#define OMAP4_DSI2_PIPD_MASK (0x1f << 19)
|
|
|
-#define OMAP4_DSI1_PIPD_SHIFT 14
|
|
|
-#define OMAP4_DSI1_PIPD_MASK (0x1f << 14)
|
|
|
+#define OMAP4_DSI1_PIPD_SHIFT 19
|
|
|
+#define OMAP4_DSI1_PIPD_MASK (0x1f << 19)
|
|
|
+#define OMAP4_DSI2_PIPD_SHIFT 14
|
|
|
+#define OMAP4_DSI2_PIPD_MASK (0x1f << 14)
|
|
|
|
|
|
/* CONTROL_MCBSPLP */
|
|
|
#define OMAP4_ALBCTRLRX_FSX_SHIFT 31
|