|
@@ -57,7 +57,7 @@
|
|
|
static struct plat_serial8250_port serial_platform_data[] = {
|
|
|
{
|
|
|
.mapbase = (unsigned long)(MX51_CS1_BASE_ADDR + 0x400000),
|
|
|
- .irq = gpio_to_irq(CPUIMX51_QUARTA_GPIO),
|
|
|
+ .irq = IMX_GPIO_TO_IRQ(CPUIMX51_QUARTA_GPIO),
|
|
|
.irqflags = IRQF_TRIGGER_HIGH,
|
|
|
.uartclk = CPUIMX51_QUART_XTAL,
|
|
|
.regshift = CPUIMX51_QUART_REGSHIFT,
|
|
@@ -65,7 +65,7 @@ static struct plat_serial8250_port serial_platform_data[] = {
|
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | UPF_IOREMAP,
|
|
|
}, {
|
|
|
.mapbase = (unsigned long)(MX51_CS1_BASE_ADDR + 0x800000),
|
|
|
- .irq = gpio_to_irq(CPUIMX51_QUARTB_GPIO),
|
|
|
+ .irq = IMX_GPIO_TO_IRQ(CPUIMX51_QUARTB_GPIO),
|
|
|
.irqflags = IRQF_TRIGGER_HIGH,
|
|
|
.uartclk = CPUIMX51_QUART_XTAL,
|
|
|
.regshift = CPUIMX51_QUART_REGSHIFT,
|
|
@@ -73,7 +73,7 @@ static struct plat_serial8250_port serial_platform_data[] = {
|
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | UPF_IOREMAP,
|
|
|
}, {
|
|
|
.mapbase = (unsigned long)(MX51_CS1_BASE_ADDR + 0x1000000),
|
|
|
- .irq = gpio_to_irq(CPUIMX51_QUARTC_GPIO),
|
|
|
+ .irq = IMX_GPIO_TO_IRQ(CPUIMX51_QUARTC_GPIO),
|
|
|
.irqflags = IRQF_TRIGGER_HIGH,
|
|
|
.uartclk = CPUIMX51_QUART_XTAL,
|
|
|
.regshift = CPUIMX51_QUART_REGSHIFT,
|
|
@@ -81,7 +81,7 @@ static struct plat_serial8250_port serial_platform_data[] = {
|
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST | UPF_IOREMAP,
|
|
|
}, {
|
|
|
.mapbase = (unsigned long)(MX51_CS1_BASE_ADDR + 0x2000000),
|
|
|
- .irq = gpio_to_irq(CPUIMX51_QUARTD_GPIO),
|
|
|
+ .irq = IMX_GPIO_TO_IRQ(CPUIMX51_QUARTD_GPIO),
|
|
|
.irqflags = IRQF_TRIGGER_HIGH,
|
|
|
.uartclk = CPUIMX51_QUART_XTAL,
|
|
|
.regshift = CPUIMX51_QUART_REGSHIFT,
|