|
@@ -320,13 +320,6 @@ err0:
|
|
return -EBUSY;
|
|
return -EBUSY;
|
|
}
|
|
}
|
|
|
|
|
|
-/*
|
|
|
|
- * If we set up a device for bus mastering, we need to check the latency
|
|
|
|
- * timer as we don't have even crappy BIOSes to set it properly.
|
|
|
|
- * The implementation is from arch/i386/pci/i386.c
|
|
|
|
- */
|
|
|
|
-unsigned int pcibios_max_latency = 255;
|
|
|
|
-
|
|
|
|
/* ITE bridge requires setting latency timer to avoid early bus access
|
|
/* ITE bridge requires setting latency timer to avoid early bus access
|
|
termination by PCI bus master devices
|
|
termination by PCI bus master devices
|
|
*/
|
|
*/
|