|
@@ -0,0 +1,34 @@
|
|
|
+/*
|
|
|
+ * Copyright (c) 2011 Broadcom Corporation
|
|
|
+ *
|
|
|
+ * Permission to use, copy, modify, and/or distribute this software for any
|
|
|
+ * purpose with or without fee is hereby granted, provided that the above
|
|
|
+ * copyright notice and this permission notice appear in all copies.
|
|
|
+ *
|
|
|
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
|
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
|
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
|
|
|
+ * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
|
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
|
|
|
+ * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
|
|
|
+ * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
+ */
|
|
|
+
|
|
|
+#ifndef _bcmchip_h_
|
|
|
+#define _bcmchip_h_
|
|
|
+
|
|
|
+/* Core reg address translation */
|
|
|
+#define CORE_CC_REG(base, field) (base + offsetof(chipcregs_t, field))
|
|
|
+#define CORE_BUS_REG(base, field) (base + offsetof(sdpcmd_regs_t, field))
|
|
|
+#define CORE_SB(base, field) \
|
|
|
+ (base + SBCONFIGOFF + offsetof(sbconfig_t, field))
|
|
|
+
|
|
|
+/* bcm4329 */
|
|
|
+/* SDIO device core, ID 0x829 */
|
|
|
+#define BCM4329_CORE_BUS_BASE 0x18011000
|
|
|
+/* internal memory core, ID 0x80e */
|
|
|
+#define BCM4329_CORE_SOCRAM_BASE 0x18003000
|
|
|
+/* ARM Cortex M3 core, ID 0x82a */
|
|
|
+#define BCM4329_CORE_ARM_BASE 0x18002000
|
|
|
+
|
|
|
+#endif /* _bcmchip_h_ */
|