|
@@ -131,6 +131,22 @@
|
|
|
0x10 0x00000088 0x000000ff
|
|
|
>;
|
|
|
};
|
|
|
+ mii_pins: pinmux_mii_pins {
|
|
|
+ pinctrl-single,bits = <
|
|
|
+ /*
|
|
|
+ * MII_TXEN, MII_TXCLK, MII_COL
|
|
|
+ * MII_TXD_3, MII_TXD_2, MII_TXD_1
|
|
|
+ * MII_TXD_0
|
|
|
+ */
|
|
|
+ 0x8 0x88888880 0xfffffff0
|
|
|
+ /*
|
|
|
+ * MII_RXER, MII_CRS, MII_RXCLK
|
|
|
+ * MII_RXDV, MII_RXD_3, MII_RXD_2
|
|
|
+ * MII_RXD_1, MII_RXD_0
|
|
|
+ */
|
|
|
+ 0xc 0x88888888 0xffffffff
|
|
|
+ >;
|
|
|
+ };
|
|
|
|
|
|
};
|
|
|
serial0: serial@1c42000 {
|
|
@@ -229,6 +245,20 @@
|
|
|
#size-cells = <0>;
|
|
|
reg = <0x224000 0x1000>;
|
|
|
};
|
|
|
+ eth0: ethernet@1e20000 {
|
|
|
+ compatible = "ti,davinci-dm6467-emac";
|
|
|
+ reg = <0x220000 0x4000>;
|
|
|
+ ti,davinci-ctrl-reg-offset = <0x3000>;
|
|
|
+ ti,davinci-ctrl-mod-reg-offset = <0x2000>;
|
|
|
+ ti,davinci-ctrl-ram-offset = <0>;
|
|
|
+ ti,davinci-ctrl-ram-size = <0x2000>;
|
|
|
+ local-mac-address = [ 00 00 00 00 00 00 ];
|
|
|
+ interrupts = <33
|
|
|
+ 34
|
|
|
+ 35
|
|
|
+ 36
|
|
|
+ >;
|
|
|
+ };
|
|
|
};
|
|
|
nand_cs3@62000000 {
|
|
|
compatible = "ti,davinci-nand";
|