|
@@ -883,7 +883,7 @@ bool ath9k_hw_calibrate(struct ath_hw *ah, struct ath9k_channel *chan,
|
|
static bool ar9285_clc(struct ath_hw *ah, struct ath9k_channel *chan)
|
|
static bool ar9285_clc(struct ath_hw *ah, struct ath9k_channel *chan)
|
|
{
|
|
{
|
|
REG_SET_BIT(ah, AR_PHY_CL_CAL_CTL, AR_PHY_CL_CAL_ENABLE);
|
|
REG_SET_BIT(ah, AR_PHY_CL_CAL_CTL, AR_PHY_CL_CAL_ENABLE);
|
|
- if (chan->channelFlags & CHANNEL_HT20) {
|
|
|
|
|
|
+ if (IS_CHAN_HT20(chan)) {
|
|
REG_SET_BIT(ah, AR_PHY_CL_CAL_CTL, AR_PHY_PARALLEL_CAL_ENABLE);
|
|
REG_SET_BIT(ah, AR_PHY_CL_CAL_CTL, AR_PHY_PARALLEL_CAL_ENABLE);
|
|
REG_SET_BIT(ah, AR_PHY_TURBO, AR_PHY_FC_DYN2040_EN);
|
|
REG_SET_BIT(ah, AR_PHY_TURBO, AR_PHY_FC_DYN2040_EN);
|
|
REG_CLR_BIT(ah, AR_PHY_AGC_CONTROL,
|
|
REG_CLR_BIT(ah, AR_PHY_AGC_CONTROL,
|