|
@@ -958,6 +958,14 @@ int __init am33xx_clk_init(void)
|
|
|
|
|
|
clk_set_parent(&timer3_fck, &sys_clkin_ck);
|
|
|
clk_set_parent(&timer6_fck, &sys_clkin_ck);
|
|
|
+ /*
|
|
|
+ * The On-Chip 32K RC Osc clock is not an accurate clock-source as per
|
|
|
+ * the design/spec, so as a result, for example, timer which supposed
|
|
|
+ * to get expired @60Sec, but will expire somewhere ~@40Sec, which is
|
|
|
+ * not expected by any use-case, so change WDT1 clock source to PRCM
|
|
|
+ * 32KHz clock.
|
|
|
+ */
|
|
|
+ clk_set_parent(&wdt1_fck, &clkdiv32k_ick);
|
|
|
|
|
|
return 0;
|
|
|
}
|