|
@@ -25,6 +25,9 @@
|
|
|
#include <asm/asm-offsets.h>
|
|
|
#include <asm/hardware/cache-l2x0.h>
|
|
|
|
|
|
+#define CPU_MASK 0xff0ffff0
|
|
|
+#define CPU_CORTEX_A9 0x410fc090
|
|
|
+
|
|
|
/*
|
|
|
* The following code is located into the .data section. This is to
|
|
|
* allow l2x0_regs_phys to be accessed with a relative load while we
|
|
@@ -51,6 +54,12 @@
|
|
|
|
|
|
ENTRY(s3c_cpu_resume)
|
|
|
#ifdef CONFIG_CACHE_L2X0
|
|
|
+ mrc p15, 0, r0, c0, c0, 0
|
|
|
+ ldr r1, =CPU_MASK
|
|
|
+ and r0, r0, r1
|
|
|
+ ldr r1, =CPU_CORTEX_A9
|
|
|
+ cmp r0, r1
|
|
|
+ bne resume_l2on
|
|
|
adr r0, l2x0_regs_phys
|
|
|
ldr r0, [r0]
|
|
|
ldr r1, [r0, #L2X0_R_PHY_BASE]
|