|
@@ -47,6 +47,8 @@
|
|
|
|
|
|
#define S5P64X0_PA_HSMMC(x) (0xED800000 + ((x) * 0x100000))
|
|
|
|
|
|
+#define S5P64X0_PA_FB 0xEE000000
|
|
|
+
|
|
|
#define S5P64X0_PA_I2S 0xF2000000
|
|
|
#define S5P6450_PA_I2S1 0xF2800000
|
|
|
#define S5P6450_PA_I2S2 0xF2900000
|
|
@@ -64,6 +66,7 @@
|
|
|
#define S3C_PA_IIC1 S5P6440_PA_IIC1
|
|
|
#define S3C_PA_RTC S5P64X0_PA_RTC
|
|
|
#define S3C_PA_WDT S5P64X0_PA_WDT
|
|
|
+#define S3C_PA_FB S5P64X0_PA_FB
|
|
|
|
|
|
#define S5P_PA_CHIPID S5P64X0_PA_CHIPID
|
|
|
#define S5P_PA_SROMC S5P64X0_PA_SROMC
|