|
@@ -0,0 +1,117 @@
|
|
|
+/*
|
|
|
+ * Copyright 2013 Texas Instruments, Inc.
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+ */
|
|
|
+
|
|
|
+/dts-v1/;
|
|
|
+/include/ "skeleton.dtsi"
|
|
|
+
|
|
|
+/ {
|
|
|
+ model = "Texas Instruments Keystone 2 SoC";
|
|
|
+ compatible = "ti,keystone-evm";
|
|
|
+ #address-cells = <2>;
|
|
|
+ #size-cells = <2>;
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+
|
|
|
+ aliases {
|
|
|
+ serial0 = &uart0;
|
|
|
+ };
|
|
|
+
|
|
|
+ memory {
|
|
|
+ reg = <0x00000000 0x80000000 0x00000000 0x40000000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ cpus {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+
|
|
|
+ cpu@0 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ device_type = "cpu";
|
|
|
+ reg = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ cpu@1 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ device_type = "cpu";
|
|
|
+ reg = <1>;
|
|
|
+ };
|
|
|
+
|
|
|
+ cpu@2 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ device_type = "cpu";
|
|
|
+ reg = <2>;
|
|
|
+ };
|
|
|
+
|
|
|
+ cpu@3 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ device_type = "cpu";
|
|
|
+ reg = <3>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ gic: interrupt-controller {
|
|
|
+ compatible = "arm,cortex-a15-gic";
|
|
|
+ #interrupt-cells = <3>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ interrupt-controller;
|
|
|
+ reg = <0x0 0x02561000 0x0 0x1000>,
|
|
|
+ <0x0 0x02562000 0x0 0x2000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ timer {
|
|
|
+ compatible = "arm,armv7-timer";
|
|
|
+ interrupts = <1 13 0xf08>,
|
|
|
+ <1 14 0xf08>,
|
|
|
+ <1 11 0xf08>,
|
|
|
+ <1 10 0x308>;
|
|
|
+ };
|
|
|
+
|
|
|
+ pmu {
|
|
|
+ compatible = "arm,cortex-a15-pmu";
|
|
|
+ interrupts = <0 20 0xf01>,
|
|
|
+ <0 21 0xf01>,
|
|
|
+ <0 22 0xf01>,
|
|
|
+ <0 23 0xf01>;
|
|
|
+ };
|
|
|
+
|
|
|
+ soc {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+ compatible = "ti,keystone","simple-bus";
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+ ranges = <0x0 0x0 0x0 0xc0000000>;
|
|
|
+
|
|
|
+ rstctrl: reset-controller {
|
|
|
+ compatible = "ti,keystone-reset";
|
|
|
+ reg = <0x023100e8 4>; /* pll reset control reg */
|
|
|
+ };
|
|
|
+
|
|
|
+ uart0: serial@02530c00 {
|
|
|
+ compatible = "ns16550a";
|
|
|
+ current-speed = <115200>;
|
|
|
+ reg-shift = <2>;
|
|
|
+ reg-io-width = <4>;
|
|
|
+ reg = <0x02530c00 0x100>;
|
|
|
+ clock-frequency = <133120000>;
|
|
|
+ interrupts = <0 277 0xf01>;
|
|
|
+ };
|
|
|
+
|
|
|
+ uart1: serial@02531000 {
|
|
|
+ compatible = "ns16550a";
|
|
|
+ current-speed = <115200>;
|
|
|
+ reg-shift = <2>;
|
|
|
+ reg-io-width = <4>;
|
|
|
+ reg = <0x02531000 0x100>;
|
|
|
+ clock-frequency = <133120000>;
|
|
|
+ interrupts = <0 280 0xf01>;
|
|
|
+ };
|
|
|
+
|
|
|
+ };
|
|
|
+};
|