|
@@ -2,7 +2,7 @@
|
|
Copyright (c) 1998 - 2002 Frodo Looijaard <frodol@dds.nl>,
|
|
Copyright (c) 1998 - 2002 Frodo Looijaard <frodol@dds.nl>,
|
|
Philip Edelbrock <phil@netroedge.com>, and Mark D. Studebaker
|
|
Philip Edelbrock <phil@netroedge.com>, and Mark D. Studebaker
|
|
<mdsxyz123@yahoo.com>
|
|
<mdsxyz123@yahoo.com>
|
|
- Copyright (C) 2007, 2008 Jean Delvare <khali@linux-fr.org>
|
|
|
|
|
|
+ Copyright (C) 2007 - 2012 Jean Delvare <khali@linux-fr.org>
|
|
Copyright (C) 2010 Intel Corporation,
|
|
Copyright (C) 2010 Intel Corporation,
|
|
David Woodhouse <dwmw2@infradead.org>
|
|
David Woodhouse <dwmw2@infradead.org>
|
|
|
|
|
|
@@ -51,6 +51,7 @@
|
|
Patsburg (PCH) IDF 0x1d72 32 hard yes yes yes
|
|
Patsburg (PCH) IDF 0x1d72 32 hard yes yes yes
|
|
DH89xxCC (PCH) 0x2330 32 hard yes yes yes
|
|
DH89xxCC (PCH) 0x2330 32 hard yes yes yes
|
|
Panther Point (PCH) 0x1e22 32 hard yes yes yes
|
|
Panther Point (PCH) 0x1e22 32 hard yes yes yes
|
|
|
|
+ Lynx Point (PCH) 0x8c22 32 hard yes yes yes
|
|
|
|
|
|
Features supported by this driver:
|
|
Features supported by this driver:
|
|
Software PEC no
|
|
Software PEC no
|
|
@@ -105,7 +106,7 @@
|
|
#define SMBHSTCNT_KILL 2
|
|
#define SMBHSTCNT_KILL 2
|
|
|
|
|
|
/* Other settings */
|
|
/* Other settings */
|
|
-#define MAX_TIMEOUT 100
|
|
|
|
|
|
+#define MAX_RETRIES 400
|
|
#define ENABLE_INT9 0 /* set to 0x01 to enable - untested */
|
|
#define ENABLE_INT9 0 /* set to 0x01 to enable - untested */
|
|
|
|
|
|
/* I801 command constants */
|
|
/* I801 command constants */
|
|
@@ -145,6 +146,7 @@
|
|
#define PCI_DEVICE_ID_INTEL_PANTHERPOINT_SMBUS 0x1e22
|
|
#define PCI_DEVICE_ID_INTEL_PANTHERPOINT_SMBUS 0x1e22
|
|
#define PCI_DEVICE_ID_INTEL_DH89XXCC_SMBUS 0x2330
|
|
#define PCI_DEVICE_ID_INTEL_DH89XXCC_SMBUS 0x2330
|
|
#define PCI_DEVICE_ID_INTEL_5_3400_SERIES_SMBUS 0x3b30
|
|
#define PCI_DEVICE_ID_INTEL_5_3400_SERIES_SMBUS 0x3b30
|
|
|
|
+#define PCI_DEVICE_ID_INTEL_LYNXPOINT_SMBUS 0x8c22
|
|
|
|
|
|
struct i801_priv {
|
|
struct i801_priv {
|
|
struct i2c_adapter adapter;
|
|
struct i2c_adapter adapter;
|
|
@@ -215,7 +217,7 @@ static int i801_check_post(struct i801_priv *priv, int status, int timeout)
|
|
dev_dbg(&priv->pci_dev->dev, "Terminating the current operation\n");
|
|
dev_dbg(&priv->pci_dev->dev, "Terminating the current operation\n");
|
|
outb_p(inb_p(SMBHSTCNT(priv)) | SMBHSTCNT_KILL,
|
|
outb_p(inb_p(SMBHSTCNT(priv)) | SMBHSTCNT_KILL,
|
|
SMBHSTCNT(priv));
|
|
SMBHSTCNT(priv));
|
|
- msleep(1);
|
|
|
|
|
|
+ usleep_range(1000, 2000);
|
|
outb_p(inb_p(SMBHSTCNT(priv)) & (~SMBHSTCNT_KILL),
|
|
outb_p(inb_p(SMBHSTCNT(priv)) & (~SMBHSTCNT_KILL),
|
|
SMBHSTCNT(priv));
|
|
SMBHSTCNT(priv));
|
|
|
|
|
|
@@ -272,11 +274,11 @@ static int i801_transaction(struct i801_priv *priv, int xact)
|
|
|
|
|
|
/* We will always wait for a fraction of a second! */
|
|
/* We will always wait for a fraction of a second! */
|
|
do {
|
|
do {
|
|
- msleep(1);
|
|
|
|
|
|
+ usleep_range(250, 500);
|
|
status = inb_p(SMBHSTSTS(priv));
|
|
status = inb_p(SMBHSTSTS(priv));
|
|
- } while ((status & SMBHSTSTS_HOST_BUSY) && (timeout++ < MAX_TIMEOUT));
|
|
|
|
|
|
+ } while ((status & SMBHSTSTS_HOST_BUSY) && (timeout++ < MAX_RETRIES));
|
|
|
|
|
|
- result = i801_check_post(priv, status, timeout > MAX_TIMEOUT);
|
|
|
|
|
|
+ result = i801_check_post(priv, status, timeout > MAX_RETRIES);
|
|
if (result < 0)
|
|
if (result < 0)
|
|
return result;
|
|
return result;
|
|
|
|
|
|
@@ -291,12 +293,12 @@ static void i801_wait_hwpec(struct i801_priv *priv)
|
|
int status;
|
|
int status;
|
|
|
|
|
|
do {
|
|
do {
|
|
- msleep(1);
|
|
|
|
|
|
+ usleep_range(250, 500);
|
|
status = inb_p(SMBHSTSTS(priv));
|
|
status = inb_p(SMBHSTSTS(priv));
|
|
} while ((!(status & SMBHSTSTS_INTR))
|
|
} while ((!(status & SMBHSTSTS_INTR))
|
|
- && (timeout++ < MAX_TIMEOUT));
|
|
|
|
|
|
+ && (timeout++ < MAX_RETRIES));
|
|
|
|
|
|
- if (timeout > MAX_TIMEOUT)
|
|
|
|
|
|
+ if (timeout > MAX_RETRIES)
|
|
dev_dbg(&priv->pci_dev->dev, "PEC Timeout!\n");
|
|
dev_dbg(&priv->pci_dev->dev, "PEC Timeout!\n");
|
|
|
|
|
|
outb_p(status, SMBHSTSTS(priv));
|
|
outb_p(status, SMBHSTSTS(priv));
|
|
@@ -380,12 +382,12 @@ static int i801_block_transaction_byte_by_byte(struct i801_priv *priv,
|
|
/* We will always wait for a fraction of a second! */
|
|
/* We will always wait for a fraction of a second! */
|
|
timeout = 0;
|
|
timeout = 0;
|
|
do {
|
|
do {
|
|
- msleep(1);
|
|
|
|
|
|
+ usleep_range(250, 500);
|
|
status = inb_p(SMBHSTSTS(priv));
|
|
status = inb_p(SMBHSTSTS(priv));
|
|
} while ((!(status & SMBHSTSTS_BYTE_DONE))
|
|
} while ((!(status & SMBHSTSTS_BYTE_DONE))
|
|
- && (timeout++ < MAX_TIMEOUT));
|
|
|
|
|
|
+ && (timeout++ < MAX_RETRIES));
|
|
|
|
|
|
- result = i801_check_post(priv, status, timeout > MAX_TIMEOUT);
|
|
|
|
|
|
+ result = i801_check_post(priv, status, timeout > MAX_RETRIES);
|
|
if (result < 0)
|
|
if (result < 0)
|
|
return result;
|
|
return result;
|
|
|
|
|
|
@@ -633,6 +635,7 @@ static DEFINE_PCI_DEVICE_TABLE(i801_ids) = {
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PATSBURG_SMBUS_IDF2) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PATSBURG_SMBUS_IDF2) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_DH89XXCC_SMBUS) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_DH89XXCC_SMBUS) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PANTHERPOINT_SMBUS) },
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_PANTHERPOINT_SMBUS) },
|
|
|
|
+ { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_LYNXPOINT_SMBUS) },
|
|
{ 0, }
|
|
{ 0, }
|
|
};
|
|
};
|
|
|
|
|