|
@@ -100,8 +100,18 @@
|
|
|
};
|
|
|
|
|
|
board-control@3,0 {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
compatible = "fsl,fpga-pixis";
|
|
|
reg = <3 0 0x20>;
|
|
|
+ ranges = <0 3 0 0x20>;
|
|
|
+
|
|
|
+ sdcsr_pio: gpio-controller@a {
|
|
|
+ #gpio-cells = <2>;
|
|
|
+ compatible = "fsl,fpga-pixis-gpio-bank";
|
|
|
+ reg = <0xa 1>;
|
|
|
+ gpio-controller;
|
|
|
+ };
|
|
|
};
|
|
|
};
|
|
|
|
|
@@ -176,6 +186,28 @@
|
|
|
interrupt-parent = <&mpic>;
|
|
|
};
|
|
|
|
|
|
+ spi@7000 {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ compatible = "fsl,mpc8610-spi", "fsl,spi";
|
|
|
+ reg = <0x7000 0x40>;
|
|
|
+ cell-index = <0>;
|
|
|
+ interrupts = <59 2>;
|
|
|
+ interrupt-parent = <&mpic>;
|
|
|
+ mode = "cpu";
|
|
|
+ gpios = <&sdcsr_pio 7 0>;
|
|
|
+
|
|
|
+ mmc-slot@0 {
|
|
|
+ compatible = "fsl,mpc8610hpcd-mmc-slot",
|
|
|
+ "mmc-spi-slot";
|
|
|
+ reg = <0>;
|
|
|
+ gpios = <&sdcsr_pio 0 1 /* nCD */
|
|
|
+ &sdcsr_pio 1 0>; /* WP */
|
|
|
+ voltage-ranges = <3300 3300>;
|
|
|
+ spi-max-frequency = <50000000>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
display@2c000 {
|
|
|
compatible = "fsl,diu";
|
|
|
reg = <0x2c000 100>;
|