|
@@ -3074,6 +3074,17 @@ static int b43_nphy_cal_rx_iq(struct b43_wldev *dev,
|
|
|
return b43_nphy_rev2_cal_rx_iq(dev, target, type, debug);
|
|
|
}
|
|
|
|
|
|
+/* http://bcm-v4.sipsolutions.net/802.11/PHY/N/MacPhyClkSet */
|
|
|
+static void b43_nphy_mac_phy_clock_set(struct b43_wldev *dev, bool on)
|
|
|
+{
|
|
|
+ u32 tmslow = ssb_read32(dev->dev, SSB_TMSLOW);
|
|
|
+ if (on)
|
|
|
+ tmslow |= SSB_TMSLOW_PHYCLK;
|
|
|
+ else
|
|
|
+ tmslow &= ~SSB_TMSLOW_PHYCLK;
|
|
|
+ ssb_write32(dev->dev, SSB_TMSLOW, tmslow);
|
|
|
+}
|
|
|
+
|
|
|
/*
|
|
|
* Init N-PHY
|
|
|
* http://bcm-v4.sipsolutions.net/802.11/PHY/Init/N
|
|
@@ -3174,7 +3185,7 @@ int b43_phy_initn(struct b43_wldev *dev)
|
|
|
b43_phy_write(dev, B43_NPHY_BBCFG, tmp & ~B43_NPHY_BBCFG_RSTCCA);
|
|
|
b43_nphy_bmac_clock_fgc(dev, 0);
|
|
|
|
|
|
- /* TODO N PHY MAC PHY Clock Set with argument 1 */
|
|
|
+ b43_nphy_mac_phy_clock_set(dev, true);
|
|
|
|
|
|
b43_nphy_pa_override(dev, false);
|
|
|
b43_nphy_force_rf_sequence(dev, B43_RFSEQ_RX2TX);
|