|
@@ -22,13 +22,13 @@
|
|
#include <linux/i2c.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/irq.h>
|
|
|
|
|
|
-#include <mach/hardware.h>
|
|
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/time.h>
|
|
#include <asm/mach/time.h>
|
|
#include <asm/memory.h>
|
|
#include <asm/memory.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/map.h>
|
|
#include <mach/common.h>
|
|
#include <mach/common.h>
|
|
|
|
+#include <mach/board-mx31ads.h>
|
|
#include <mach/iomux-mx3.h>
|
|
#include <mach/iomux-mx3.h>
|
|
|
|
|
|
#ifdef CONFIG_MACH_MX31ADS_WM1133_EV1
|
|
#ifdef CONFIG_MACH_MX31ADS_WM1133_EV1
|
|
@@ -40,10 +40,6 @@
|
|
#include "devices-imx31.h"
|
|
#include "devices-imx31.h"
|
|
#include "devices.h"
|
|
#include "devices.h"
|
|
|
|
|
|
-/* Base address of PBC controller */
|
|
|
|
-#define PBC_BASE_ADDRESS MX31_CS4_BASE_ADDR_VIRT
|
|
|
|
-/* Offsets for the PBC Controller register */
|
|
|
|
-
|
|
|
|
/* PBC Board interrupt status register */
|
|
/* PBC Board interrupt status register */
|
|
#define PBC_INTSTATUS 0x000016
|
|
#define PBC_INTSTATUS 0x000016
|
|
|
|
|
|
@@ -67,7 +63,6 @@
|
|
#define PBC_INTMASK_CLEAR_REG (PBC_INTMASK_CLEAR + PBC_BASE_ADDRESS)
|
|
#define PBC_INTMASK_CLEAR_REG (PBC_INTMASK_CLEAR + PBC_BASE_ADDRESS)
|
|
#define EXPIO_PARENT_INT IOMUX_TO_IRQ(MX31_PIN_GPIO1_4)
|
|
#define EXPIO_PARENT_INT IOMUX_TO_IRQ(MX31_PIN_GPIO1_4)
|
|
|
|
|
|
-#define MXC_EXP_IO_BASE (MXC_BOARD_IRQ_START)
|
|
|
|
#define MXC_IRQ_TO_EXPIO(irq) ((irq) - MXC_EXP_IO_BASE)
|
|
#define MXC_IRQ_TO_EXPIO(irq) ((irq) - MXC_EXP_IO_BASE)
|
|
|
|
|
|
#define EXPIO_INT_XUART_INTA (MXC_EXP_IO_BASE + 10)
|
|
#define EXPIO_INT_XUART_INTA (MXC_EXP_IO_BASE + 10)
|