|
@@ -364,6 +364,22 @@
|
|
|
MX53_PAD_CSI0_PIXCLK__IPU_CSI0_PIXCLK 0x1d5
|
|
|
>;
|
|
|
};
|
|
|
+
|
|
|
+ pinctrl_csi_2: csigrp-2 {
|
|
|
+ fsl,pins = <
|
|
|
+ MX53_PAD_CSI0_VSYNC__IPU_CSI0_VSYNC 0x1d5
|
|
|
+ MX53_PAD_CSI0_MCLK__IPU_CSI0_HSYNC 0x1d5
|
|
|
+ MX53_PAD_CSI0_PIXCLK__IPU_CSI0_PIXCLK 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT19__IPU_CSI0_D_19 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT18__IPU_CSI0_D_18 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT17__IPU_CSI0_D_17 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT16__IPU_CSI0_D_16 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT15__IPU_CSI0_D_15 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT14__IPU_CSI0_D_14 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT13__IPU_CSI0_D_13 0x1d5
|
|
|
+ MX53_PAD_CSI0_DAT12__IPU_CSI0_D_12 0x1d5
|
|
|
+ >;
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
cspi {
|