Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Browse Source

[ARM] 4081/1: Add definition for TI Sync Serial Protocol

Of the possible SSP frame formats (FRF bits in SSCR0), only SSCR0_PSP is defined. Other possible formats are Motorola SPI (0<<4), TI SSP (1<<4) and Microwire (2<<4). Attached patch adds a definition SSCR0_TISSP.
This mode is used for the sound codec attached to the PXA272 SSP1 of some HTC PDA phones.

Signed-off-by: Philipp Zabel <philipp.zabel@gmail.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Philipp Zabel 18 years ago
parent
f566b2b22d
commit
d02b161eda
1 changed files with 1 additions and 0 deletions
Unified View Show Diff Stats
  1. 1 0
      include/asm-arm/arch-pxa/pxa-regs.h

+ 1 - 0
include/asm-arm/arch-pxa/pxa-regs.h
View File 

@@ -1655,6 +1655,7 @@
 
 #define SSCR0_EDSS		(1 << 20)	/* Extended Data Size Select */
 
 #define SSCR0_EDSS		(1 << 20)	/* Extended Data Size Select */
 
 
 
 /* extra bits in PXA255, PXA26x and PXA27x SSP ports */
 
 /* extra bits in PXA255, PXA26x and PXA27x SSP ports */
 
+#define SSCR0_TISSP		(1 << 4)	/* TI Sync Serial Protocol */
 
 #define SSCR0_PSP		(3 << 4)	/* PSP - Programmable Serial Protocol */
 
 #define SSCR0_PSP		(3 << 4)	/* PSP - Programmable Serial Protocol */
 
 #define SSCR1_TTELP		(1 << 31)	/* TXD Tristate Enable Last Phase */
 
 #define SSCR1_TTELP		(1 << 31)	/* TXD Tristate Enable Last Phase */
 
 #define SSCR1_TTE		(1 << 30)	/* TXD Tristate Enable */
 
 #define SSCR1_TTE		(1 << 30)	/* TXD Tristate Enable */