|
@@ -293,6 +293,8 @@ static struct conf_drv_settings default_conf = {
|
|
|
0x1d, 0x1f, 0x24, 0x28, 0x28, 0x29 },
|
|
|
.tx_rate_limits_degraded = {
|
|
|
0x19, 0x1f, 0x22, 0x23, 0x27, 0x28 },
|
|
|
+ .tx_rate_limits_extreme = {
|
|
|
+ 0x19, 0x1c, 0x1e, 0x20, 0x24, 0x25 },
|
|
|
.tx_channel_limits_11b = {
|
|
|
0x22, 0x50, 0x50, 0x50, 0x50, 0x50,
|
|
|
0x50, 0x50, 0x50, 0x50, 0x22, 0x50,
|
|
@@ -306,6 +308,8 @@ static struct conf_drv_settings default_conf = {
|
|
|
.tx_ibias = {
|
|
|
0x11, 0x11, 0x15, 0x11, 0x15, 0x0f },
|
|
|
.rx_fem_insertion_loss = 0x0e,
|
|
|
+ .degraded_low_to_normal_threshold = 0x1e,
|
|
|
+ .degraded_normal_to_high_threshold = 0x2d,
|
|
|
.tx_ref_pd_voltage_5 = {
|
|
|
0x0190, 0x01a4, 0x01c3, 0x01d8,
|
|
|
0x020a, 0x021c },
|
|
@@ -317,6 +321,8 @@ static struct conf_drv_settings default_conf = {
|
|
|
0x1b, 0x1e, 0x21, 0x23, 0x27, 0x00 },
|
|
|
.tx_rate_limits_degraded_5 = {
|
|
|
0x1b, 0x1e, 0x21, 0x23, 0x27, 0x00 },
|
|
|
+ .tx_rate_limits_extreme_5 = {
|
|
|
+ 0x1b, 0x1e, 0x21, 0x23, 0x27, 0x00 },
|
|
|
.tx_channel_limits_ofdm_5 = {
|
|
|
0x50, 0x50, 0x50, 0x50, 0x50, 0x50, 0x50, 0x50,
|
|
|
0x50, 0x50, 0x50, 0x50, 0x50, 0x50, 0x50, 0x50,
|
|
@@ -328,7 +334,9 @@ static struct conf_drv_settings default_conf = {
|
|
|
.tx_ibias_5 = {
|
|
|
0x10, 0x10, 0x10, 0x10, 0x10, 0x10 },
|
|
|
.rx_fem_insertion_loss_5 = {
|
|
|
- 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10 }
|
|
|
+ 0x10, 0x10, 0x10, 0x10, 0x10, 0x10, 0x10 },
|
|
|
+ .degraded_low_to_normal_threshold_5 = 0x00,
|
|
|
+ .degraded_normal_to_high_threshold_5 = 0x00
|
|
|
}
|
|
|
}
|
|
|
};
|