|
@@ -16,6 +16,17 @@
|
|
|
|
|
|
#include "hw.h"
|
|
|
|
|
|
+static void ar9002_hw_rx_enable(struct ath_hw *ah)
|
|
|
+{
|
|
|
+ REG_WRITE(ah, AR_CR, AR_CR_RXE);
|
|
|
+}
|
|
|
+
|
|
|
+void ar9002_hw_attach_mac_ops(struct ath_hw *ah)
|
|
|
+{
|
|
|
+ struct ath_hw_ops *ops = ath9k_hw_ops(ah);
|
|
|
+
|
|
|
+ ops->rx_enable = ar9002_hw_rx_enable;
|
|
|
+}
|
|
|
static void ath9k_hw_set_txq_interrupts(struct ath_hw *ah,
|
|
|
struct ath9k_tx_queue_info *qi)
|
|
|
{
|
|
@@ -999,12 +1010,6 @@ void ath9k_hw_putrxbuf(struct ath_hw *ah, u32 rxdp)
|
|
|
}
|
|
|
EXPORT_SYMBOL(ath9k_hw_putrxbuf);
|
|
|
|
|
|
-void ath9k_hw_rxena(struct ath_hw *ah)
|
|
|
-{
|
|
|
- REG_WRITE(ah, AR_CR, AR_CR_RXE);
|
|
|
-}
|
|
|
-EXPORT_SYMBOL(ath9k_hw_rxena);
|
|
|
-
|
|
|
void ath9k_hw_startpcureceive(struct ath_hw *ah)
|
|
|
{
|
|
|
ath9k_enable_mib_counters(ah);
|