|
@@ -1113,10 +1113,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xfffffe80,
|
|
|
.mapbase = 0xfffffe80,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 25,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1128,10 +1128,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)SCIF0,
|
|
|
.mapbase = SCIF0,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 55,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1142,10 +1142,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)SCIF2,
|
|
|
.mapbase = SCIF2,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 59,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1157,10 +1157,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xfffffe80,
|
|
|
.mapbase = 0xfffffe80,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 25,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1171,10 +1171,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xa4000150,
|
|
|
.mapbase = 0xa4000150,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 59,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1185,10 +1185,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xa4000140,
|
|
|
.mapbase = 0xa4000140,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 55,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 2,
|
|
|
},
|
|
|
.type = PORT_IRDA,
|
|
@@ -1200,10 +1200,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xA4430000,
|
|
|
.mapbase = 0xA4430000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 25,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1215,10 +1215,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe00000,
|
|
|
.mapbase = 0xffe00000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 25,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1230,10 +1230,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe80000,
|
|
|
.mapbase = 0xffe80000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 43,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1245,10 +1245,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe00000,
|
|
|
.mapbase = 0xffe00000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 25,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1259,10 +1259,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe80000,
|
|
|
.mapbase = 0xffe80000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 43,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1274,10 +1274,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xfe600000,
|
|
|
.mapbase = 0xfe600000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 55,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1288,10 +1288,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xfe610000,
|
|
|
.mapbase = 0xfe610000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 75,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1302,10 +1302,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xfe620000,
|
|
|
.mapbase = 0xfe620000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 79,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 2,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1317,10 +1317,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe80000,
|
|
|
.mapbase = 0xffe80000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 43,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1332,10 +1332,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe00000,
|
|
|
.mapbase = 0xffe00000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 26,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1346,10 +1346,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0xffe80000,
|
|
|
.mapbase = 0xffe80000,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 43,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1359,10 +1359,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
#elif defined(CONFIG_CPU_SUBTYPE_SH5_101) || defined(CONFIG_CPU_SUBTYPE_SH5_103)
|
|
|
{
|
|
|
.port = {
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 42,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCIF,
|
|
@@ -1374,10 +1374,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0x00ffffb0,
|
|
|
.mapbase = 0x00ffffb0,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 54,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1388,10 +1388,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0x00ffffb8,
|
|
|
.mapbase = 0x00ffffb8,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 58,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1402,10 +1402,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0x00ffffc0,
|
|
|
.mapbase = 0x00ffffc0,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 62,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 2,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1417,10 +1417,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0x00ffff78,
|
|
|
.mapbase = 0x00ffff78,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 90,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 0,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1431,10 +1431,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0x00ffff80,
|
|
|
.mapbase = 0x00ffff80,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 94,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 1,
|
|
|
},
|
|
|
.type = PORT_SCI,
|
|
@@ -1445,10 +1445,10 @@ static struct sci_port sci_ports[SCI_NPORTS] = {
|
|
|
.port = {
|
|
|
.membase = (void *)0x00ffff88,
|
|
|
.mapbase = 0x00ffff88,
|
|
|
- .iotype = SERIAL_IO_MEM,
|
|
|
+ .iotype = UPIO_MEM,
|
|
|
.irq = 98,
|
|
|
.ops = &sci_uart_ops,
|
|
|
- .flags = ASYNC_BOOT_AUTOCONF,
|
|
|
+ .flags = UPF_BOOT_AUTOCONF,
|
|
|
.line = 2,
|
|
|
},
|
|
|
.type = PORT_SCI,
|