|
@@ -91,6 +91,18 @@ static const struct sdiod_drive_str sdiod_drive_strength_tab3[] = {
|
|
|
0, 0x0}
|
|
|
};
|
|
|
|
|
|
+/* SDIO Drive Strength to sel value table for PMU Rev 11 (1.8V) */
|
|
|
+static const struct sdiod_drive_str sdiod_drvstr_tab4_1v8[] = {
|
|
|
+ {32, 0x6},
|
|
|
+ {26, 0x7},
|
|
|
+ {22, 0x4},
|
|
|
+ {16, 0x5},
|
|
|
+ {12, 0x2},
|
|
|
+ {8, 0x3},
|
|
|
+ {4, 0x0},
|
|
|
+ {0, 0x1}
|
|
|
+};
|
|
|
+
|
|
|
u8
|
|
|
brcmf_sdio_chip_getinfidx(struct chip_info *ci, u16 coreid)
|
|
|
{
|
|
@@ -396,6 +408,23 @@ static int brcmf_sdio_chip_recognition(struct brcmf_sdio_dev *sdiodev,
|
|
|
ci->c_inf[3].base = BCM4329_CORE_ARM_BASE;
|
|
|
ci->ramsize = BCM4329_RAMSIZE;
|
|
|
break;
|
|
|
+ case BCM4330_CHIP_ID:
|
|
|
+ ci->c_inf[0].wrapbase = 0x18100000;
|
|
|
+ ci->c_inf[0].cib = 0x27004211;
|
|
|
+ ci->c_inf[1].id = BCMA_CORE_SDIO_DEV;
|
|
|
+ ci->c_inf[1].base = 0x18002000;
|
|
|
+ ci->c_inf[1].wrapbase = 0x18102000;
|
|
|
+ ci->c_inf[1].cib = 0x07004211;
|
|
|
+ ci->c_inf[2].id = BCMA_CORE_INTERNAL_MEM;
|
|
|
+ ci->c_inf[2].base = 0x18004000;
|
|
|
+ ci->c_inf[2].wrapbase = 0x18104000;
|
|
|
+ ci->c_inf[2].cib = 0x0d080401;
|
|
|
+ ci->c_inf[3].id = BCMA_CORE_ARM_CM3;
|
|
|
+ ci->c_inf[3].base = 0x18003000;
|
|
|
+ ci->c_inf[3].wrapbase = 0x18103000;
|
|
|
+ ci->c_inf[3].cib = 0x03004211;
|
|
|
+ ci->ramsize = 0x48000;
|
|
|
+ break;
|
|
|
default:
|
|
|
brcmf_dbg(ERROR, "chipid 0x%x is not supported\n", ci->chip);
|
|
|
return -ENODEV;
|
|
@@ -585,6 +614,11 @@ brcmf_sdio_chip_drivestrengthinit(struct brcmf_sdio_dev *sdiodev,
|
|
|
str_mask = 0x00003800;
|
|
|
str_shift = 11;
|
|
|
break;
|
|
|
+ case SDIOD_DRVSTR_KEY(BCM4330_CHIP_ID, 12):
|
|
|
+ str_tab = (struct sdiod_drive_str *)&sdiod_drvstr_tab4_1v8;
|
|
|
+ str_mask = 0x00003800;
|
|
|
+ str_shift = 11;
|
|
|
+ break;
|
|
|
default:
|
|
|
brcmf_dbg(ERROR, "No SDIO Drive strength init done for chip %s rev %d pmurev %d\n",
|
|
|
brcmf_sdio_chip_name(ci->chip, chn, 8),
|