|
@@ -99,7 +99,12 @@ static void dump_dev_cap_flags(struct mlx4_dev *dev, u64 flags)
|
|
|
[21] = "UD multicast support",
|
|
|
[24] = "Demand paging support",
|
|
|
[25] = "Router support",
|
|
|
- [30] = "IBoE support"
|
|
|
+ [30] = "IBoE support",
|
|
|
+ [32] = "Unicast loopback support",
|
|
|
+ [38] = "Wake On LAN support",
|
|
|
+ [40] = "UDP RSS support",
|
|
|
+ [41] = "Unicast VEP steering support",
|
|
|
+ [42] = "Multicast VEP steering support"
|
|
|
};
|
|
|
int i;
|
|
|
|
|
@@ -142,7 +147,7 @@ int mlx4_QUERY_DEV_CAP(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap)
|
|
|
struct mlx4_cmd_mailbox *mailbox;
|
|
|
u32 *outbox;
|
|
|
u8 field;
|
|
|
- u32 field32, flags;
|
|
|
+ u32 field32, flags, ext_flags;
|
|
|
u16 size;
|
|
|
u16 stat_rate;
|
|
|
int err;
|
|
@@ -180,8 +185,7 @@ int mlx4_QUERY_DEV_CAP(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap)
|
|
|
#define QUERY_DEV_CAP_MAX_GID_OFFSET 0x3b
|
|
|
#define QUERY_DEV_CAP_RATE_SUPPORT_OFFSET 0x3c
|
|
|
#define QUERY_DEV_CAP_MAX_PKEY_OFFSET 0x3f
|
|
|
-#define QUERY_DEV_CAP_UDP_RSS_OFFSET 0x42
|
|
|
-#define QUERY_DEV_CAP_ETH_UC_LOOPBACK_OFFSET 0x43
|
|
|
+#define QUERY_DEV_CAP_EXT_FLAGS_OFFSET 0x40
|
|
|
#define QUERY_DEV_CAP_FLAGS_OFFSET 0x44
|
|
|
#define QUERY_DEV_CAP_RSVD_UAR_OFFSET 0x48
|
|
|
#define QUERY_DEV_CAP_UAR_SZ_OFFSET 0x49
|
|
@@ -272,15 +276,9 @@ int mlx4_QUERY_DEV_CAP(struct mlx4_dev *dev, struct mlx4_dev_cap *dev_cap)
|
|
|
dev_cap->max_msg_sz = 1 << (field & 0x1f);
|
|
|
MLX4_GET(stat_rate, outbox, QUERY_DEV_CAP_RATE_SUPPORT_OFFSET);
|
|
|
dev_cap->stat_rate_support = stat_rate;
|
|
|
- MLX4_GET(field, outbox, QUERY_DEV_CAP_UDP_RSS_OFFSET);
|
|
|
- dev_cap->udp_rss = field & 0x1;
|
|
|
- dev_cap->vep_uc_steering = field & 0x2;
|
|
|
- dev_cap->vep_mc_steering = field & 0x4;
|
|
|
- MLX4_GET(field, outbox, QUERY_DEV_CAP_ETH_UC_LOOPBACK_OFFSET);
|
|
|
- dev_cap->loopback_support = field & 0x1;
|
|
|
- dev_cap->wol = field & 0x40;
|
|
|
+ MLX4_GET(ext_flags, outbox, QUERY_DEV_CAP_EXT_FLAGS_OFFSET);
|
|
|
MLX4_GET(flags, outbox, QUERY_DEV_CAP_FLAGS_OFFSET);
|
|
|
- dev_cap->flags = flags;
|
|
|
+ dev_cap->flags = flags | (u64)ext_flags << 32;
|
|
|
MLX4_GET(field, outbox, QUERY_DEV_CAP_RSVD_UAR_OFFSET);
|
|
|
dev_cap->reserved_uars = field >> 4;
|
|
|
MLX4_GET(field, outbox, QUERY_DEV_CAP_UAR_SZ_OFFSET);
|
|
@@ -802,7 +800,7 @@ int mlx4_INIT_HCA(struct mlx4_dev *dev, struct mlx4_init_hca_param *param)
|
|
|
MLX4_PUT(inbox, param->mc_base, INIT_HCA_MC_BASE_OFFSET);
|
|
|
MLX4_PUT(inbox, param->log_mc_entry_sz, INIT_HCA_LOG_MC_ENTRY_SZ_OFFSET);
|
|
|
MLX4_PUT(inbox, param->log_mc_hash_sz, INIT_HCA_LOG_MC_HASH_SZ_OFFSET);
|
|
|
- if (dev->caps.vep_mc_steering)
|
|
|
+ if (dev->caps.flags & MLX4_DEV_CAP_FLAG_VEP_MC_STEER)
|
|
|
MLX4_PUT(inbox, (u8) (1 << 3), INIT_HCA_UC_STEERING_OFFSET);
|
|
|
MLX4_PUT(inbox, param->log_mc_table_sz, INIT_HCA_LOG_MC_TABLE_SZ_OFFSET);
|
|
|
|