|
@@ -954,8 +954,8 @@ static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
|
|
|
azx_dev->insufficient = 1;
|
|
|
|
|
|
/* enable SIE */
|
|
|
- azx_writeb(chip, INTCTL,
|
|
|
- azx_readb(chip, INTCTL) | (1 << azx_dev->index));
|
|
|
+ azx_writel(chip, INTCTL,
|
|
|
+ azx_readl(chip, INTCTL) | (1 << azx_dev->index));
|
|
|
/* set DMA start and interrupt mask */
|
|
|
azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
|
|
|
SD_CTL_DMA_START | SD_INT_MASK);
|
|
@@ -974,8 +974,8 @@ static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
|
|
|
{
|
|
|
azx_stream_clear(chip, azx_dev);
|
|
|
/* disable SIE */
|
|
|
- azx_writeb(chip, INTCTL,
|
|
|
- azx_readb(chip, INTCTL) & ~(1 << azx_dev->index));
|
|
|
+ azx_writel(chip, INTCTL,
|
|
|
+ azx_readl(chip, INTCTL) & ~(1 << azx_dev->index));
|
|
|
}
|
|
|
|
|
|
|