|
@@ -1,14 +1,14 @@
|
|
|
#ifndef __MACH_MX25_H__
|
|
|
#define __MACH_MX25_H__
|
|
|
|
|
|
-#define MX25_AIPS1_BASE_ADDR 0x43F00000
|
|
|
-#define MX25_AIPS1_BASE_ADDR_VIRT 0xFC000000
|
|
|
+#define MX25_AIPS1_BASE_ADDR 0x43f00000
|
|
|
+#define MX25_AIPS1_BASE_ADDR_VIRT 0xfc000000
|
|
|
#define MX25_AIPS1_SIZE SZ_1M
|
|
|
-#define MX25_AIPS2_BASE_ADDR 0x53F00000
|
|
|
-#define MX25_AIPS2_BASE_ADDR_VIRT 0xFC200000
|
|
|
+#define MX25_AIPS2_BASE_ADDR 0x53f00000
|
|
|
+#define MX25_AIPS2_BASE_ADDR_VIRT 0xfc200000
|
|
|
#define MX25_AIPS2_SIZE SZ_1M
|
|
|
#define MX25_AVIC_BASE_ADDR 0x68000000
|
|
|
-#define MX25_AVIC_BASE_ADDR_VIRT 0xFC400000
|
|
|
+#define MX25_AVIC_BASE_ADDR_VIRT 0xfc400000
|
|
|
#define MX25_AVIC_SIZE SZ_1M
|
|
|
|
|
|
#define MX25_IOMUXC_BASE_ADDR (MX25_AIPS1_BASE_ADDR + 0xac000)
|