|
@@ -504,48 +504,36 @@ static struct stedma40_chan_cfg uart0_dma_cfg_rx = {
|
|
|
.mode = STEDMA40_MODE_LOGICAL,
|
|
|
.dir = STEDMA40_PERIPH_TO_MEM,
|
|
|
.dev_type = DB8500_DMA_DEV13_UART0,
|
|
|
- .src_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
- .dst_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
};
|
|
|
|
|
|
static struct stedma40_chan_cfg uart0_dma_cfg_tx = {
|
|
|
.mode = STEDMA40_MODE_LOGICAL,
|
|
|
.dir = STEDMA40_MEM_TO_PERIPH,
|
|
|
.dev_type = DB8500_DMA_DEV13_UART0,
|
|
|
- .src_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
- .dst_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
};
|
|
|
|
|
|
static struct stedma40_chan_cfg uart1_dma_cfg_rx = {
|
|
|
.mode = STEDMA40_MODE_LOGICAL,
|
|
|
.dir = STEDMA40_PERIPH_TO_MEM,
|
|
|
.dev_type = DB8500_DMA_DEV12_UART1,
|
|
|
- .src_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
- .dst_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
};
|
|
|
|
|
|
static struct stedma40_chan_cfg uart1_dma_cfg_tx = {
|
|
|
.mode = STEDMA40_MODE_LOGICAL,
|
|
|
.dir = STEDMA40_MEM_TO_PERIPH,
|
|
|
.dev_type = DB8500_DMA_DEV12_UART1,
|
|
|
- .src_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
- .dst_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
};
|
|
|
|
|
|
static struct stedma40_chan_cfg uart2_dma_cfg_rx = {
|
|
|
.mode = STEDMA40_MODE_LOGICAL,
|
|
|
.dir = STEDMA40_PERIPH_TO_MEM,
|
|
|
.dev_type = DB8500_DMA_DEV11_UART2,
|
|
|
- .src_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
- .dst_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
};
|
|
|
|
|
|
static struct stedma40_chan_cfg uart2_dma_cfg_tx = {
|
|
|
.mode = STEDMA40_MODE_LOGICAL,
|
|
|
.dir = STEDMA40_MEM_TO_PERIPH,
|
|
|
.dev_type = DB8500_DMA_DEV11_UART2,
|
|
|
- .src_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
- .dst_info.data_width = STEDMA40_BYTE_WIDTH,
|
|
|
};
|
|
|
#endif
|
|
|
|