|
@@ -333,16 +333,16 @@ static int ath_pci_resume(struct device *device)
|
|
if ((val & 0x0000ff00) != 0)
|
|
if ((val & 0x0000ff00) != 0)
|
|
pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);
|
|
pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);
|
|
|
|
|
|
|
|
+ ath9k_ps_wakeup(sc);
|
|
/* Enable LED */
|
|
/* Enable LED */
|
|
ath9k_hw_cfg_output(sc->sc_ah, sc->sc_ah->led_pin,
|
|
ath9k_hw_cfg_output(sc->sc_ah, sc->sc_ah->led_pin,
|
|
AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
|
|
AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
|
|
- ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 1);
|
|
|
|
|
|
+ ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 0);
|
|
|
|
|
|
/*
|
|
/*
|
|
* Reset key cache to sane defaults (all entries cleared) instead of
|
|
* Reset key cache to sane defaults (all entries cleared) instead of
|
|
* semi-random values after suspend/resume.
|
|
* semi-random values after suspend/resume.
|
|
*/
|
|
*/
|
|
- ath9k_ps_wakeup(sc);
|
|
|
|
ath9k_cmn_init_crypto(sc->sc_ah);
|
|
ath9k_cmn_init_crypto(sc->sc_ah);
|
|
ath9k_ps_restore(sc);
|
|
ath9k_ps_restore(sc);
|
|
|
|
|