|
@@ -4759,8 +4759,12 @@ bnx2_reset_chip(struct bnx2 *bp, u32 reset_code)
|
|
|
rc = bnx2_alloc_bad_rbuf(bp);
|
|
|
}
|
|
|
|
|
|
- if (bp->flags & BNX2_FLAG_USING_MSIX)
|
|
|
+ if (bp->flags & BNX2_FLAG_USING_MSIX) {
|
|
|
bnx2_setup_msix_tbl(bp);
|
|
|
+ /* Prevent MSIX table reads and write from timing out */
|
|
|
+ REG_WR(bp, BNX2_MISC_ECO_HW_CTL,
|
|
|
+ BNX2_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN);
|
|
|
+ }
|
|
|
|
|
|
return rc;
|
|
|
}
|