|
@@ -1089,8 +1089,8 @@ static struct dma_async_tx_descriptor *sdma_prep_slave_sg(
|
|
|
param &= ~BD_CONT;
|
|
|
}
|
|
|
|
|
|
- dev_dbg(sdma->dev, "entry %d: count: %d dma: 0x%08x %s%s\n",
|
|
|
- i, count, sg->dma_address,
|
|
|
+ dev_dbg(sdma->dev, "entry %d: count: %d dma: %#llx %s%s\n",
|
|
|
+ i, count, (u64)sg->dma_address,
|
|
|
param & BD_WRAP ? "wrap" : "",
|
|
|
param & BD_INTR ? " intr" : "");
|
|
|
|
|
@@ -1163,8 +1163,8 @@ static struct dma_async_tx_descriptor *sdma_prep_dma_cyclic(
|
|
|
if (i + 1 == num_periods)
|
|
|
param |= BD_WRAP;
|
|
|
|
|
|
- dev_dbg(sdma->dev, "entry %d: count: %d dma: 0x%08x %s%s\n",
|
|
|
- i, period_len, dma_addr,
|
|
|
+ dev_dbg(sdma->dev, "entry %d: count: %d dma: %#llx %s%s\n",
|
|
|
+ i, period_len, (u64)dma_addr,
|
|
|
param & BD_WRAP ? "wrap" : "",
|
|
|
param & BD_INTR ? " intr" : "");
|
|
|
|