|
@@ -45,7 +45,7 @@ struct sh_tmu_priv {
|
|
|
struct clocksource cs;
|
|
|
};
|
|
|
|
|
|
-static DEFINE_SPINLOCK(sh_tmu_lock);
|
|
|
+static DEFINE_RAW_SPINLOCK(sh_tmu_lock);
|
|
|
|
|
|
#define TSTR -1 /* shared register */
|
|
|
#define TCOR 0 /* channel register */
|
|
@@ -95,7 +95,7 @@ static void sh_tmu_start_stop_ch(struct sh_tmu_priv *p, int start)
|
|
|
unsigned long flags, value;
|
|
|
|
|
|
/* start stop register shared by multiple timer channels */
|
|
|
- spin_lock_irqsave(&sh_tmu_lock, flags);
|
|
|
+ raw_spin_lock_irqsave(&sh_tmu_lock, flags);
|
|
|
value = sh_tmu_read(p, TSTR);
|
|
|
|
|
|
if (start)
|
|
@@ -104,7 +104,7 @@ static void sh_tmu_start_stop_ch(struct sh_tmu_priv *p, int start)
|
|
|
value &= ~(1 << cfg->timer_bit);
|
|
|
|
|
|
sh_tmu_write(p, TSTR, value);
|
|
|
- spin_unlock_irqrestore(&sh_tmu_lock, flags);
|
|
|
+ raw_spin_unlock_irqrestore(&sh_tmu_lock, flags);
|
|
|
}
|
|
|
|
|
|
static int sh_tmu_enable(struct sh_tmu_priv *p)
|