|
@@ -1341,6 +1341,57 @@ config CPU_CAVIUM_OCTEON
|
|
|
can have up to 16 Mips64v2 cores and 8 integrated gigabit ethernets.
|
|
|
Full details can be found at http://www.caviumnetworks.com.
|
|
|
|
|
|
+config CPU_BMIPS3300
|
|
|
+ bool "BMIPS3300"
|
|
|
+ depends on SYS_HAS_CPU_BMIPS3300
|
|
|
+ select DMA_NONCOHERENT
|
|
|
+ select IRQ_CPU
|
|
|
+ select SWAP_IO_SPACE
|
|
|
+ select SYS_SUPPORTS_32BIT_KERNEL
|
|
|
+ select WEAK_ORDERING
|
|
|
+ help
|
|
|
+ Broadcom BMIPS3300 processors.
|
|
|
+
|
|
|
+config CPU_BMIPS4350
|
|
|
+ bool "BMIPS4350"
|
|
|
+ depends on SYS_HAS_CPU_BMIPS4350
|
|
|
+ select CPU_SUPPORTS_32BIT_KERNEL
|
|
|
+ select DMA_NONCOHERENT
|
|
|
+ select IRQ_CPU
|
|
|
+ select SWAP_IO_SPACE
|
|
|
+ select SYS_SUPPORTS_SMP
|
|
|
+ select SYS_SUPPORTS_HOTPLUG_CPU
|
|
|
+ select WEAK_ORDERING
|
|
|
+ help
|
|
|
+ Broadcom BMIPS4350 ("VIPER") processors.
|
|
|
+
|
|
|
+config CPU_BMIPS4380
|
|
|
+ bool "BMIPS4380"
|
|
|
+ depends on SYS_HAS_CPU_BMIPS4380
|
|
|
+ select CPU_SUPPORTS_32BIT_KERNEL
|
|
|
+ select DMA_NONCOHERENT
|
|
|
+ select IRQ_CPU
|
|
|
+ select SWAP_IO_SPACE
|
|
|
+ select SYS_SUPPORTS_SMP
|
|
|
+ select SYS_SUPPORTS_HOTPLUG_CPU
|
|
|
+ select WEAK_ORDERING
|
|
|
+ help
|
|
|
+ Broadcom BMIPS4380 processors.
|
|
|
+
|
|
|
+config CPU_BMIPS5000
|
|
|
+ bool "BMIPS5000"
|
|
|
+ depends on SYS_HAS_CPU_BMIPS5000
|
|
|
+ select CPU_SUPPORTS_32BIT_KERNEL
|
|
|
+ select CPU_SUPPORTS_HIGHMEM
|
|
|
+ select DMA_NONCOHERENT
|
|
|
+ select IRQ_CPU
|
|
|
+ select SWAP_IO_SPACE
|
|
|
+ select SYS_SUPPORTS_SMP
|
|
|
+ select SYS_SUPPORTS_HOTPLUG_CPU
|
|
|
+ select WEAK_ORDERING
|
|
|
+ help
|
|
|
+ Broadcom BMIPS5000 processors.
|
|
|
+
|
|
|
endchoice
|
|
|
|
|
|
if CPU_LOONGSON2F
|
|
@@ -1459,6 +1510,18 @@ config SYS_HAS_CPU_SB1
|
|
|
config SYS_HAS_CPU_CAVIUM_OCTEON
|
|
|
bool
|
|
|
|
|
|
+config SYS_HAS_CPU_BMIPS3300
|
|
|
+ bool
|
|
|
+
|
|
|
+config SYS_HAS_CPU_BMIPS4350
|
|
|
+ bool
|
|
|
+
|
|
|
+config SYS_HAS_CPU_BMIPS4380
|
|
|
+ bool
|
|
|
+
|
|
|
+config SYS_HAS_CPU_BMIPS5000
|
|
|
+ bool
|
|
|
+
|
|
|
#
|
|
|
# CPU may reorder R->R, R->W, W->R, W->W
|
|
|
# Reordering beyond LL and SC is handled in WEAK_REORDERING_BEYOND_LLSC
|