|
@@ -59,8 +59,8 @@ static void imx3_idle(void)
|
|
: "=r" (reg));
|
|
: "=r" (reg));
|
|
}
|
|
}
|
|
|
|
|
|
-static void __iomem *imx3_ioremap(unsigned long phys_addr, size_t size,
|
|
|
|
- unsigned int mtype)
|
|
|
|
|
|
+static void __iomem *imx3_ioremap_caller(unsigned long phys_addr, size_t size,
|
|
|
|
+ unsigned int mtype, void *caller)
|
|
{
|
|
{
|
|
if (mtype == MT_DEVICE) {
|
|
if (mtype == MT_DEVICE) {
|
|
/*
|
|
/*
|
|
@@ -73,7 +73,7 @@ static void __iomem *imx3_ioremap(unsigned long phys_addr, size_t size,
|
|
mtype = MT_DEVICE_NONSHARED;
|
|
mtype = MT_DEVICE_NONSHARED;
|
|
}
|
|
}
|
|
|
|
|
|
- return __arm_ioremap(phys_addr, size, mtype);
|
|
|
|
|
|
+ return __arm_ioremap_caller(phys_addr, size, mtype, caller);
|
|
}
|
|
}
|
|
|
|
|
|
void imx3_init_l2x0(void)
|
|
void imx3_init_l2x0(void)
|
|
@@ -132,7 +132,7 @@ void __init imx31_init_early(void)
|
|
{
|
|
{
|
|
mxc_set_cpu_type(MXC_CPU_MX31);
|
|
mxc_set_cpu_type(MXC_CPU_MX31);
|
|
mxc_arch_reset_init(MX31_IO_ADDRESS(MX31_WDOG_BASE_ADDR));
|
|
mxc_arch_reset_init(MX31_IO_ADDRESS(MX31_WDOG_BASE_ADDR));
|
|
- imx_ioremap = imx3_ioremap;
|
|
|
|
|
|
+ arch_ioremap_caller = imx3_ioremap_caller;
|
|
arm_pm_idle = imx3_idle;
|
|
arm_pm_idle = imx3_idle;
|
|
}
|
|
}
|
|
|
|
|
|
@@ -196,7 +196,7 @@ void __init imx35_init_early(void)
|
|
mxc_iomux_v3_init(MX35_IO_ADDRESS(MX35_IOMUXC_BASE_ADDR));
|
|
mxc_iomux_v3_init(MX35_IO_ADDRESS(MX35_IOMUXC_BASE_ADDR));
|
|
mxc_arch_reset_init(MX35_IO_ADDRESS(MX35_WDOG_BASE_ADDR));
|
|
mxc_arch_reset_init(MX35_IO_ADDRESS(MX35_WDOG_BASE_ADDR));
|
|
arm_pm_idle = imx3_idle;
|
|
arm_pm_idle = imx3_idle;
|
|
- imx_ioremap = imx3_ioremap;
|
|
|
|
|
|
+ arch_ioremap_caller = imx3_ioremap_caller;
|
|
}
|
|
}
|
|
|
|
|
|
void __init mx35_init_irq(void)
|
|
void __init mx35_init_irq(void)
|