|
@@ -244,7 +244,7 @@ static const struct b2055_inittab_entry b2055_inittab [] = {
|
|
|
[0xCB] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[0xCC] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[B2055_C1_LNA_GAINBST] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
- [0xCE] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
+ [0xCE] = { .ghz5 = 0x0006, .ghz2 = 0x0006, NOUPLOAD, },
|
|
|
[0xCF] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[0xD0] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[0xD1] = { .ghz5 = 0x0018, .ghz2 = 0x0018, NOUPLOAD, },
|
|
@@ -256,7 +256,7 @@ static const struct b2055_inittab_entry b2055_inittab [] = {
|
|
|
[0xD7] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[0xD8] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[B2055_C2_LNA_GAINBST] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
- [0xDA] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
+ [0xDA] = { .ghz5 = 0x0006, .ghz2 = 0x0006, NOUPLOAD, },
|
|
|
[0xDB] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[0xDC] = { .ghz5 = 0x0000, .ghz2 = 0x0000, NOUPLOAD, },
|
|
|
[0xDD] = { .ghz5 = 0x0018, .ghz2 = 0x0018, NOUPLOAD, },
|
|
@@ -1299,7 +1299,7 @@ void b2055_upload_inittab(struct b43_wldev *dev,
|
|
|
bool ghz5, bool ignore_uploadflag)
|
|
|
{
|
|
|
const struct b2055_inittab_entry *e;
|
|
|
- unsigned int i;
|
|
|
+ unsigned int i, writes = 0;
|
|
|
u16 value;
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(b2055_inittab); i++) {
|
|
@@ -1312,6 +1312,8 @@ void b2055_upload_inittab(struct b43_wldev *dev,
|
|
|
else
|
|
|
value = e->ghz2;
|
|
|
b43_radio_write16(dev, i, value);
|
|
|
+ if (++writes % 4 == 0)
|
|
|
+ b43_read32(dev, B43_MMIO_MACCTL); /* flush */
|
|
|
}
|
|
|
}
|
|
|
}
|