|
@@ -114,6 +114,8 @@
|
|
|
* the register setting lists into the table indexed by the clock selected
|
|
|
* - set the correct hwif->ultra_mask for each individual chip
|
|
|
* - add Ultra and MW DMA mode filtering for the HPT37[24] based SATA cards
|
|
|
+ * - stop resetting HPT370's state machine before each DMA transfer as that has
|
|
|
+ * caused more harm than good
|
|
|
* Sergei Shtylyov, <sshtylyov@ru.mvista.com> or <source@mvista.com>
|
|
|
*/
|
|
|
|
|
@@ -133,7 +135,7 @@
|
|
|
#define DRV_NAME "hpt366"
|
|
|
|
|
|
/* various tuning parameters */
|
|
|
-#define HPT_RESET_STATE_ENGINE
|
|
|
+#undef HPT_RESET_STATE_ENGINE
|
|
|
#undef HPT_DELAY_INTERRUPT
|
|
|
|
|
|
static const char *quirk_drives[] = {
|