|
@@ -39,6 +39,7 @@
|
|
#define MSR_NHM_SNB_PKG_CST_CFG_CTL 0x000000e2
|
|
#define MSR_NHM_SNB_PKG_CST_CFG_CTL 0x000000e2
|
|
#define NHM_C3_AUTO_DEMOTE (1UL << 25)
|
|
#define NHM_C3_AUTO_DEMOTE (1UL << 25)
|
|
#define NHM_C1_AUTO_DEMOTE (1UL << 26)
|
|
#define NHM_C1_AUTO_DEMOTE (1UL << 26)
|
|
|
|
+#define ATM_LNC_C6_AUTO_DEMOTE (1UL << 25)
|
|
|
|
|
|
#define MSR_MTRRcap 0x000000fe
|
|
#define MSR_MTRRcap 0x000000fe
|
|
#define MSR_IA32_BBL_CR_CTL 0x00000119
|
|
#define MSR_IA32_BBL_CR_CTL 0x00000119
|