|
@@ -1522,10 +1522,12 @@ __apicdebuginit(void) print_IO_APIC(void)
|
|
|
printk(KERN_DEBUG "....... : LTS : %X\n", reg_00.bits.LTS);
|
|
|
|
|
|
printk(KERN_DEBUG ".... register #01: %08X\n", *(int *)®_01);
|
|
|
- printk(KERN_DEBUG "....... : max redirection entries: %04X\n", reg_01.bits.entries);
|
|
|
+ printk(KERN_DEBUG "....... : max redirection entries: %02X\n",
|
|
|
+ reg_01.bits.entries);
|
|
|
|
|
|
printk(KERN_DEBUG "....... : PRQ implemented: %X\n", reg_01.bits.PRQ);
|
|
|
- printk(KERN_DEBUG "....... : IO APIC version: %04X\n", reg_01.bits.version);
|
|
|
+ printk(KERN_DEBUG "....... : IO APIC version: %02X\n",
|
|
|
+ reg_01.bits.version);
|
|
|
|
|
|
/*
|
|
|
* Some Intel chipsets with IO APIC VERSION of 0x1? don't have reg_02,
|
|
@@ -1558,7 +1560,7 @@ __apicdebuginit(void) print_IO_APIC(void)
|
|
|
|
|
|
entry = ioapic_read_entry(apic, i);
|
|
|
|
|
|
- printk(KERN_DEBUG " %02x %03X ",
|
|
|
+ printk(KERN_DEBUG " %02x %02X ",
|
|
|
i,
|
|
|
entry.dest
|
|
|
);
|