|
@@ -376,10 +376,22 @@ ENTRY(_do_hibernate)
|
|
|
#endif
|
|
|
|
|
|
#ifdef PINT0_ASSIGN
|
|
|
+ PM_SYS_PUSH(PINT0_MASK_SET)
|
|
|
+ PM_SYS_PUSH(PINT1_MASK_SET)
|
|
|
+ PM_SYS_PUSH(PINT2_MASK_SET)
|
|
|
+ PM_SYS_PUSH(PINT3_MASK_SET)
|
|
|
PM_SYS_PUSH(PINT0_ASSIGN)
|
|
|
PM_SYS_PUSH(PINT1_ASSIGN)
|
|
|
PM_SYS_PUSH(PINT2_ASSIGN)
|
|
|
PM_SYS_PUSH(PINT3_ASSIGN)
|
|
|
+ PM_SYS_PUSH(PINT0_INVERT_SET)
|
|
|
+ PM_SYS_PUSH(PINT1_INVERT_SET)
|
|
|
+ PM_SYS_PUSH(PINT2_INVERT_SET)
|
|
|
+ PM_SYS_PUSH(PINT3_INVERT_SET)
|
|
|
+ PM_SYS_PUSH(PINT0_EDGE_SET)
|
|
|
+ PM_SYS_PUSH(PINT1_EDGE_SET)
|
|
|
+ PM_SYS_PUSH(PINT2_EDGE_SET)
|
|
|
+ PM_SYS_PUSH(PINT3_EDGE_SET)
|
|
|
#endif
|
|
|
|
|
|
PM_SYS_PUSH(EBIU_AMBCTL0)
|
|
@@ -714,10 +726,22 @@ ENTRY(_do_hibernate)
|
|
|
PM_SYS_POP(EBIU_AMBCTL0)
|
|
|
|
|
|
#ifdef PINT0_ASSIGN
|
|
|
+ PM_SYS_POP(PINT3_EDGE_SET)
|
|
|
+ PM_SYS_POP(PINT2_EDGE_SET)
|
|
|
+ PM_SYS_POP(PINT1_EDGE_SET)
|
|
|
+ PM_SYS_POP(PINT0_EDGE_SET)
|
|
|
+ PM_SYS_POP(PINT3_INVERT_SET)
|
|
|
+ PM_SYS_POP(PINT2_INVERT_SET)
|
|
|
+ PM_SYS_POP(PINT1_INVERT_SET)
|
|
|
+ PM_SYS_POP(PINT0_INVERT_SET)
|
|
|
PM_SYS_POP(PINT3_ASSIGN)
|
|
|
PM_SYS_POP(PINT2_ASSIGN)
|
|
|
PM_SYS_POP(PINT1_ASSIGN)
|
|
|
PM_SYS_POP(PINT0_ASSIGN)
|
|
|
+ PM_SYS_POP(PINT3_MASK_SET)
|
|
|
+ PM_SYS_POP(PINT2_MASK_SET)
|
|
|
+ PM_SYS_POP(PINT1_MASK_SET)
|
|
|
+ PM_SYS_POP(PINT0_MASK_SET)
|
|
|
#endif
|
|
|
|
|
|
#ifdef SICA_IWR1
|