|
@@ -4,8 +4,6 @@
|
|
#include <linux/scatterlist.h>
|
|
#include <linux/scatterlist.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/mm.h>
|
|
|
|
|
|
-#define DMA_ERROR_CODE (~(dma_addr_t)0x0)
|
|
|
|
-
|
|
|
|
struct dma_ops {
|
|
struct dma_ops {
|
|
void *(*alloc_coherent)(struct device *dev, size_t size,
|
|
void *(*alloc_coherent)(struct device *dev, size_t size,
|
|
dma_addr_t *dma_handle, gfp_t flag);
|
|
dma_addr_t *dma_handle, gfp_t flag);
|
|
@@ -31,9 +29,6 @@ struct dma_ops {
|
|
};
|
|
};
|
|
extern const struct dma_ops *dma_ops;
|
|
extern const struct dma_ops *dma_ops;
|
|
|
|
|
|
-extern int dma_supported(struct device *dev, u64 mask);
|
|
|
|
-extern int dma_set_mask(struct device *dev, u64 dma_mask);
|
|
|
|
-
|
|
|
|
static inline void *dma_alloc_coherent(struct device *dev, size_t size,
|
|
static inline void *dma_alloc_coherent(struct device *dev, size_t size,
|
|
dma_addr_t *dma_handle, gfp_t flag)
|
|
dma_addr_t *dma_handle, gfp_t flag)
|
|
{
|
|
{
|
|
@@ -102,25 +97,6 @@ static inline void dma_sync_single_for_device(struct device *dev,
|
|
/* No flushing needed to sync cpu writes to the device. */
|
|
/* No flushing needed to sync cpu writes to the device. */
|
|
}
|
|
}
|
|
|
|
|
|
-static inline void dma_sync_single_range_for_cpu(struct device *dev,
|
|
|
|
- dma_addr_t dma_handle,
|
|
|
|
- unsigned long offset,
|
|
|
|
- size_t size,
|
|
|
|
- enum dma_data_direction direction)
|
|
|
|
-{
|
|
|
|
- dma_sync_single_for_cpu(dev, dma_handle+offset, size, direction);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-static inline void dma_sync_single_range_for_device(struct device *dev,
|
|
|
|
- dma_addr_t dma_handle,
|
|
|
|
- unsigned long offset,
|
|
|
|
- size_t size,
|
|
|
|
- enum dma_data_direction direction)
|
|
|
|
-{
|
|
|
|
- /* No flushing needed to sync cpu writes to the device. */
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-
|
|
|
|
static inline void dma_sync_sg_for_cpu(struct device *dev,
|
|
static inline void dma_sync_sg_for_cpu(struct device *dev,
|
|
struct scatterlist *sg, int nelems,
|
|
struct scatterlist *sg, int nelems,
|
|
enum dma_data_direction direction)
|
|
enum dma_data_direction direction)
|
|
@@ -135,20 +111,4 @@ static inline void dma_sync_sg_for_device(struct device *dev,
|
|
/* No flushing needed to sync cpu writes to the device. */
|
|
/* No flushing needed to sync cpu writes to the device. */
|
|
}
|
|
}
|
|
|
|
|
|
-static inline int dma_mapping_error(struct device *dev, dma_addr_t dma_addr)
|
|
|
|
-{
|
|
|
|
- return (dma_addr == DMA_ERROR_CODE);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-static inline int dma_get_cache_alignment(void)
|
|
|
|
-{
|
|
|
|
- /* no easy way to get cache size on all processors, so return
|
|
|
|
- * the maximum possible, to be safe */
|
|
|
|
- return (1 << INTERNODE_CACHE_SHIFT);
|
|
|
|
-}
|
|
|
|
-
|
|
|
|
-#define dma_alloc_noncoherent(d, s, h, f) dma_alloc_coherent(d, s, h, f)
|
|
|
|
-#define dma_free_noncoherent(d, s, v, h) dma_free_coherent(d, s, v, h)
|
|
|
|
-#define dma_is_consistent(d, h) (1)
|
|
|
|
-
|
|
|
|
#endif /* _ASM_SPARC64_DMA_MAPPING_H */
|
|
#endif /* _ASM_SPARC64_DMA_MAPPING_H */
|