|
@@ -44,6 +44,24 @@ enum parport_pc_pci_cards {
|
|
|
siig_2p1s_20x,
|
|
|
siig_1s1p_20x,
|
|
|
siig_2s1p_20x,
|
|
|
+ timedia_4078a,
|
|
|
+ timedia_4079h,
|
|
|
+ timedia_4085h,
|
|
|
+ timedia_4088a,
|
|
|
+ timedia_4089a,
|
|
|
+ timedia_4095a,
|
|
|
+ timedia_4096a,
|
|
|
+ timedia_4078u,
|
|
|
+ timedia_4079a,
|
|
|
+ timedia_4085u,
|
|
|
+ timedia_4079r,
|
|
|
+ timedia_4079s,
|
|
|
+ timedia_4079d,
|
|
|
+ timedia_4079e,
|
|
|
+ timedia_4079f,
|
|
|
+ timedia_9079a,
|
|
|
+ timedia_9079b,
|
|
|
+ timedia_9079c,
|
|
|
};
|
|
|
|
|
|
/* each element directly indexed from enum list, above */
|
|
@@ -109,6 +127,24 @@ static struct parport_pc_pci cards[] __devinitdata = {
|
|
|
/* siig_2p1s_20x */ { 2, { { 1, 2 }, { 3, 4 }, } },
|
|
|
/* siig_1s1p_20x */ { 1, { { 1, 2 }, } },
|
|
|
/* siig_2s1p_20x */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4078a */ { 1, { { 2, -1 }, } },
|
|
|
+ /* timedia_4079h */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4085h */ { 2, { { 2, -1 }, { 4, -1 }, } },
|
|
|
+ /* timedia_4088a */ { 2, { { 2, 3 }, { 4, 5 }, } },
|
|
|
+ /* timedia_4089a */ { 2, { { 2, 3 }, { 4, 5 }, } },
|
|
|
+ /* timedia_4095a */ { 2, { { 2, 3 }, { 4, 5 }, } },
|
|
|
+ /* timedia_4096a */ { 2, { { 2, 3 }, { 4, 5 }, } },
|
|
|
+ /* timedia_4078u */ { 1, { { 2, -1 }, } },
|
|
|
+ /* timedia_4079a */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4085u */ { 2, { { 2, -1 }, { 4, -1 }, } },
|
|
|
+ /* timedia_4079r */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4079s */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4079d */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4079e */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_4079f */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_9079a */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_9079b */ { 1, { { 2, 3 }, } },
|
|
|
+ /* timedia_9079c */ { 1, { { 2, 3 }, } },
|
|
|
};
|
|
|
|
|
|
static struct pci_device_id parport_serial_pci_tbl[] = {
|
|
@@ -188,6 +224,25 @@ static struct pci_device_id parport_serial_pci_tbl[] = {
|
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, siig_2s1p_20x },
|
|
|
{ PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_20x_850,
|
|
|
PCI_ANY_ID, PCI_ANY_ID, 0, 0, siig_2s1p_20x },
|
|
|
+ /* PCI_VENDOR_ID_TIMEDIA/SUNIX has many differing cards ...*/
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4078, 0, 0, timedia_4078a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4079, 0, 0, timedia_4079h },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4085, 0, 0, timedia_4085h },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4088, 0, 0, timedia_4088a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4089, 0, 0, timedia_4089a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4095, 0, 0, timedia_4095a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x4096, 0, 0, timedia_4096a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x5078, 0, 0, timedia_4078u },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x5079, 0, 0, timedia_4079a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x5085, 0, 0, timedia_4085u },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x6079, 0, 0, timedia_4079r },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x7079, 0, 0, timedia_4079s },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x8079, 0, 0, timedia_4079d },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0x9079, 0, 0, timedia_4079e },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0xa079, 0, 0, timedia_4079f },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0xb079, 0, 0, timedia_9079a },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0xc079, 0, 0, timedia_9079b },
|
|
|
+ { 0x1409, 0x7168, 0x1409, 0xd079, 0, 0, timedia_9079c },
|
|
|
|
|
|
{ 0, } /* terminate list */
|
|
|
};
|
|
@@ -297,6 +352,114 @@ static struct pciserial_board pci_parport_serial_boards[] __devinitdata = {
|
|
|
.base_baud = 921600,
|
|
|
.uart_offset = 8,
|
|
|
},
|
|
|
+ [timedia_4078a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079h] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4085h] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4088a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4089a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4095a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4096a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4078u] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4085u] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079r] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079s] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079d] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079e] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_4079f] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_9079a] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_9079b] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
+ [timedia_9079c] = {
|
|
|
+ .flags = FL_BASE0|FL_BASE_BARS,
|
|
|
+ .num_ports = 1,
|
|
|
+ .base_baud = 921600,
|
|
|
+ .uart_offset = 8,
|
|
|
+ },
|
|
|
};
|
|
|
|
|
|
struct parport_serial_private {
|