|
@@ -176,10 +176,12 @@ static DECLARE_INTC_DESC(intc_desc, "sh7203", vectors, groups,
|
|
static struct plat_sci_port scif0_platform_data = {
|
|
static struct plat_sci_port scif0_platform_data = {
|
|
.mapbase = 0xfffe8000,
|
|
.mapbase = 0xfffe8000,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
- .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
|
|
|
|
+ .scscr = SCSCR_RIE | SCSCR_TIE | SCSCR_RE | SCSCR_TE |
|
|
|
|
+ SCSCR_REIE,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.type = PORT_SCIF,
|
|
.type = PORT_SCIF,
|
|
.irqs = { 192, 192, 192, 192 },
|
|
.irqs = { 192, 192, 192, 192 },
|
|
|
|
+ .regtype = SCIx_SH2_SCIF_FIFODATA_REGTYPE,
|
|
};
|
|
};
|
|
|
|
|
|
static struct platform_device scif0_device = {
|
|
static struct platform_device scif0_device = {
|
|
@@ -193,10 +195,12 @@ static struct platform_device scif0_device = {
|
|
static struct plat_sci_port scif1_platform_data = {
|
|
static struct plat_sci_port scif1_platform_data = {
|
|
.mapbase = 0xfffe8800,
|
|
.mapbase = 0xfffe8800,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
- .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
|
|
|
|
+ .scscr = SCSCR_RIE | SCSCR_TIE | SCSCR_RE | SCSCR_TE |
|
|
|
|
+ SCSCR_REIE,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.type = PORT_SCIF,
|
|
.type = PORT_SCIF,
|
|
.irqs = { 196, 196, 196, 196 },
|
|
.irqs = { 196, 196, 196, 196 },
|
|
|
|
+ .regtype = SCIx_SH2_SCIF_FIFODATA_REGTYPE,
|
|
};
|
|
};
|
|
|
|
|
|
static struct platform_device scif1_device = {
|
|
static struct platform_device scif1_device = {
|
|
@@ -210,10 +214,12 @@ static struct platform_device scif1_device = {
|
|
static struct plat_sci_port scif2_platform_data = {
|
|
static struct plat_sci_port scif2_platform_data = {
|
|
.mapbase = 0xfffe9000,
|
|
.mapbase = 0xfffe9000,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
- .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
|
|
|
|
+ .scscr = SCSCR_RIE | SCSCR_TIE | SCSCR_RE | SCSCR_TE |
|
|
|
|
+ SCSCR_REIE,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.type = PORT_SCIF,
|
|
.type = PORT_SCIF,
|
|
.irqs = { 200, 200, 200, 200 },
|
|
.irqs = { 200, 200, 200, 200 },
|
|
|
|
+ .regtype = SCIx_SH2_SCIF_FIFODATA_REGTYPE,
|
|
};
|
|
};
|
|
|
|
|
|
static struct platform_device scif2_device = {
|
|
static struct platform_device scif2_device = {
|
|
@@ -227,10 +233,12 @@ static struct platform_device scif2_device = {
|
|
static struct plat_sci_port scif3_platform_data = {
|
|
static struct plat_sci_port scif3_platform_data = {
|
|
.mapbase = 0xfffe9800,
|
|
.mapbase = 0xfffe9800,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
.flags = UPF_BOOT_AUTOCONF,
|
|
- .scscr = SCSCR_RE | SCSCR_TE | SCSCR_REIE,
|
|
|
|
|
|
+ .scscr = SCSCR_RIE | SCSCR_TIE | SCSCR_RE | SCSCR_TE |
|
|
|
|
+ SCSCR_REIE,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.scbrr_algo_id = SCBRR_ALGO_2,
|
|
.type = PORT_SCIF,
|
|
.type = PORT_SCIF,
|
|
.irqs = { 204, 204, 204, 204 },
|
|
.irqs = { 204, 204, 204, 204 },
|
|
|
|
+ .regtype = SCIx_SH2_SCIF_FIFODATA_REGTYPE,
|
|
};
|
|
};
|
|
|
|
|
|
static struct platform_device scif3_device = {
|
|
static struct platform_device scif3_device = {
|