|
@@ -8206,6 +8206,10 @@ static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
|
|
|
GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 ||
|
|
|
(tp->tg3_flags3 & TG3_FLG3_5717_PLUS)) {
|
|
|
val = tr32(TG3_RDMA_RSRVCTRL_REG);
|
|
|
+ if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5719) {
|
|
|
+ val &= ~TG3_RDMA_RSRVCTRL_TXMRGN_MASK;
|
|
|
+ val |= TG3_RDMA_RSRVCTRL_TXMRGN_320B;
|
|
|
+ }
|
|
|
tw32(TG3_RDMA_RSRVCTRL_REG,
|
|
|
val | TG3_RDMA_RSRVCTRL_FIFO_OFLW_FIX);
|
|
|
}
|