|
@@ -54,14 +54,11 @@
|
|
#define P_SPI0_SSEL2 (P_DEFINED | P_IDENT(GPIO_PF2))
|
|
#define P_SPI0_SSEL2 (P_DEFINED | P_IDENT(GPIO_PF2))
|
|
#define P_SPI0_SSEL1 (P_DEFINED | P_IDENT(GPIO_PF1))
|
|
#define P_SPI0_SSEL1 (P_DEFINED | P_IDENT(GPIO_PF1))
|
|
#define P_SPI0_SS (P_DEFINED | P_IDENT(GPIO_PF0))
|
|
#define P_SPI0_SS (P_DEFINED | P_IDENT(GPIO_PF0))
|
|
|
|
+#define P_DEFAULT_BOOT_SPI_CS P_SPI0_SSEL2
|
|
|
|
|
|
#define P_TMR2 (P_DONTCARE)
|
|
#define P_TMR2 (P_DONTCARE)
|
|
#define P_TMR1 (P_DONTCARE)
|
|
#define P_TMR1 (P_DONTCARE)
|
|
#define P_TMR0 (P_DONTCARE)
|
|
#define P_TMR0 (P_DONTCARE)
|
|
#define P_TMRCLK (P_DEFINED | P_IDENT(GPIO_PF1))
|
|
#define P_TMRCLK (P_DEFINED | P_IDENT(GPIO_PF1))
|
|
|
|
|
|
-
|
|
|
|
-
|
|
|
|
-
|
|
|
|
-
|
|
|
|
#endif /* _MACH_PORTMUX_H_ */
|
|
#endif /* _MACH_PORTMUX_H_ */
|