|
@@ -33,10 +33,6 @@ static void __init dove_legacy_clk_init(void)
|
|
|
clkspec.np = np;
|
|
|
clkspec.args_count = 1;
|
|
|
|
|
|
- clkspec.args[0] = CLOCK_GATING_BIT_GBE;
|
|
|
- orion_clkdev_add(NULL, "mv643xx_eth_port.0",
|
|
|
- of_clk_get_from_provider(&clkspec));
|
|
|
-
|
|
|
clkspec.args[0] = CLOCK_GATING_BIT_PCIE0;
|
|
|
orion_clkdev_add("0", "pcie",
|
|
|
of_clk_get_from_provider(&clkspec));
|
|
@@ -52,10 +48,6 @@ static void __init dove_of_clk_init(void)
|
|
|
dove_legacy_clk_init();
|
|
|
}
|
|
|
|
|
|
-static struct mv643xx_eth_platform_data dove_dt_ge00_data = {
|
|
|
- .phy_addr = MV643XX_ETH_PHY_ADDR_DEFAULT,
|
|
|
-};
|
|
|
-
|
|
|
static void __init dove_dt_init(void)
|
|
|
{
|
|
|
pr_info("Dove 88AP510 SoC\n");
|
|
@@ -69,7 +61,6 @@ static void __init dove_dt_init(void)
|
|
|
dove_of_clk_init();
|
|
|
|
|
|
/* Internal devices not ported to DT yet */
|
|
|
- dove_ge00_init(&dove_dt_ge00_data);
|
|
|
dove_pcie_init(1, 1);
|
|
|
|
|
|
of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
|