|
@@ -542,22 +542,23 @@ struct ath_rfkill {
|
|
|
#define ATH_RSSI_DUMMY_MARKER 0x127
|
|
|
#define ATH_RATE_DUMMY_MARKER 0
|
|
|
|
|
|
-#define SC_OP_INVALID BIT(0)
|
|
|
-#define SC_OP_BEACONS BIT(1)
|
|
|
-#define SC_OP_RXAGGR BIT(2)
|
|
|
-#define SC_OP_TXAGGR BIT(3)
|
|
|
-#define SC_OP_CHAINMASK_UPDATE BIT(4)
|
|
|
-#define SC_OP_FULL_RESET BIT(5)
|
|
|
-#define SC_OP_PREAMBLE_SHORT BIT(6)
|
|
|
-#define SC_OP_PROTECT_ENABLE BIT(7)
|
|
|
-#define SC_OP_RXFLUSH BIT(8)
|
|
|
-#define SC_OP_LED_ASSOCIATED BIT(9)
|
|
|
-#define SC_OP_RFKILL_REGISTERED BIT(10)
|
|
|
-#define SC_OP_RFKILL_SW_BLOCKED BIT(11)
|
|
|
-#define SC_OP_RFKILL_HW_BLOCKED BIT(12)
|
|
|
-#define SC_OP_WAIT_FOR_BEACON BIT(13)
|
|
|
-#define SC_OP_LED_ON BIT(14)
|
|
|
-#define SC_OP_SCANNING BIT(15)
|
|
|
+#define SC_OP_INVALID BIT(0)
|
|
|
+#define SC_OP_BEACONS BIT(1)
|
|
|
+#define SC_OP_RXAGGR BIT(2)
|
|
|
+#define SC_OP_TXAGGR BIT(3)
|
|
|
+#define SC_OP_CHAINMASK_UPDATE BIT(4)
|
|
|
+#define SC_OP_FULL_RESET BIT(5)
|
|
|
+#define SC_OP_PREAMBLE_SHORT BIT(6)
|
|
|
+#define SC_OP_PROTECT_ENABLE BIT(7)
|
|
|
+#define SC_OP_RXFLUSH BIT(8)
|
|
|
+#define SC_OP_LED_ASSOCIATED BIT(9)
|
|
|
+#define SC_OP_RFKILL_REGISTERED BIT(10)
|
|
|
+#define SC_OP_RFKILL_SW_BLOCKED BIT(11)
|
|
|
+#define SC_OP_RFKILL_HW_BLOCKED BIT(12)
|
|
|
+#define SC_OP_WAIT_FOR_BEACON BIT(13)
|
|
|
+#define SC_OP_LED_ON BIT(14)
|
|
|
+#define SC_OP_SCANNING BIT(15)
|
|
|
+#define SC_OP_TSF_RESET BIT(16)
|
|
|
|
|
|
struct ath_bus_ops {
|
|
|
void (*read_cachesize)(struct ath_softc *sc, int *csz);
|