|
@@ -30,6 +30,7 @@
|
|
#define PCI_EEPROM_WIDTH_93C46 6
|
|
#define PCI_EEPROM_WIDTH_93C46 6
|
|
#define PCI_EEPROM_WIDTH_93C56 8
|
|
#define PCI_EEPROM_WIDTH_93C56 8
|
|
#define PCI_EEPROM_WIDTH_93C66 8
|
|
#define PCI_EEPROM_WIDTH_93C66 8
|
|
|
|
+#define PCI_EEPROM_WIDTH_93C86 8
|
|
#define PCI_EEPROM_WIDTH_OPCODE 3
|
|
#define PCI_EEPROM_WIDTH_OPCODE 3
|
|
#define PCI_EEPROM_WRITE_OPCODE 0x05
|
|
#define PCI_EEPROM_WRITE_OPCODE 0x05
|
|
#define PCI_EEPROM_READ_OPCODE 0x06
|
|
#define PCI_EEPROM_READ_OPCODE 0x06
|