|
@@ -1513,9 +1513,63 @@ static void __init setup_timer_IRQ0_pin(unsigned int ioapic_idx,
|
|
|
ioapic_write_entry(ioapic_idx, pin, entry);
|
|
|
}
|
|
|
|
|
|
-__apicdebuginit(void) print_IO_APIC(int ioapic_idx)
|
|
|
+void native_io_apic_print_entries(unsigned int apic, unsigned int nr_entries)
|
|
|
+{
|
|
|
+ int i;
|
|
|
+
|
|
|
+ pr_debug(" NR Dst Mask Trig IRR Pol Stat Dmod Deli Vect:\n");
|
|
|
+
|
|
|
+ for (i = 0; i <= nr_entries; i++) {
|
|
|
+ struct IO_APIC_route_entry entry;
|
|
|
+
|
|
|
+ entry = ioapic_read_entry(apic, i);
|
|
|
+
|
|
|
+ pr_debug(" %02x %02X ", i, entry.dest);
|
|
|
+ pr_cont("%1d %1d %1d %1d %1d "
|
|
|
+ "%1d %1d %02X\n",
|
|
|
+ entry.mask,
|
|
|
+ entry.trigger,
|
|
|
+ entry.irr,
|
|
|
+ entry.polarity,
|
|
|
+ entry.delivery_status,
|
|
|
+ entry.dest_mode,
|
|
|
+ entry.delivery_mode,
|
|
|
+ entry.vector);
|
|
|
+ }
|
|
|
+}
|
|
|
+
|
|
|
+void intel_ir_io_apic_print_entries(unsigned int apic,
|
|
|
+ unsigned int nr_entries)
|
|
|
{
|
|
|
int i;
|
|
|
+
|
|
|
+ pr_debug(" NR Indx Fmt Mask Trig IRR Pol Stat Indx2 Zero Vect:\n");
|
|
|
+
|
|
|
+ for (i = 0; i <= nr_entries; i++) {
|
|
|
+ struct IR_IO_APIC_route_entry *ir_entry;
|
|
|
+ struct IO_APIC_route_entry entry;
|
|
|
+
|
|
|
+ entry = ioapic_read_entry(apic, i);
|
|
|
+
|
|
|
+ ir_entry = (struct IR_IO_APIC_route_entry *)&entry;
|
|
|
+
|
|
|
+ pr_debug(" %02x %04X ", i, ir_entry->index);
|
|
|
+ pr_cont("%1d %1d %1d %1d %1d "
|
|
|
+ "%1d %1d %X %02X\n",
|
|
|
+ ir_entry->format,
|
|
|
+ ir_entry->mask,
|
|
|
+ ir_entry->trigger,
|
|
|
+ ir_entry->irr,
|
|
|
+ ir_entry->polarity,
|
|
|
+ ir_entry->delivery_status,
|
|
|
+ ir_entry->index2,
|
|
|
+ ir_entry->zero,
|
|
|
+ ir_entry->vector);
|
|
|
+ }
|
|
|
+}
|
|
|
+
|
|
|
+__apicdebuginit(void) print_IO_APIC(int ioapic_idx)
|
|
|
+{
|
|
|
union IO_APIC_reg_00 reg_00;
|
|
|
union IO_APIC_reg_01 reg_01;
|
|
|
union IO_APIC_reg_02 reg_02;
|
|
@@ -1568,58 +1622,7 @@ __apicdebuginit(void) print_IO_APIC(int ioapic_idx)
|
|
|
|
|
|
printk(KERN_DEBUG ".... IRQ redirection table:\n");
|
|
|
|
|
|
- if (irq_remapping_enabled) {
|
|
|
- printk(KERN_DEBUG " NR Indx Fmt Mask Trig IRR"
|
|
|
- " Pol Stat Indx2 Zero Vect:\n");
|
|
|
- } else {
|
|
|
- printk(KERN_DEBUG " NR Dst Mask Trig IRR Pol"
|
|
|
- " Stat Dmod Deli Vect:\n");
|
|
|
- }
|
|
|
-
|
|
|
- for (i = 0; i <= reg_01.bits.entries; i++) {
|
|
|
- if (irq_remapping_enabled) {
|
|
|
- struct IO_APIC_route_entry entry;
|
|
|
- struct IR_IO_APIC_route_entry *ir_entry;
|
|
|
-
|
|
|
- entry = ioapic_read_entry(ioapic_idx, i);
|
|
|
- ir_entry = (struct IR_IO_APIC_route_entry *) &entry;
|
|
|
- printk(KERN_DEBUG " %02x %04X ",
|
|
|
- i,
|
|
|
- ir_entry->index
|
|
|
- );
|
|
|
- pr_cont("%1d %1d %1d %1d %1d "
|
|
|
- "%1d %1d %X %02X\n",
|
|
|
- ir_entry->format,
|
|
|
- ir_entry->mask,
|
|
|
- ir_entry->trigger,
|
|
|
- ir_entry->irr,
|
|
|
- ir_entry->polarity,
|
|
|
- ir_entry->delivery_status,
|
|
|
- ir_entry->index2,
|
|
|
- ir_entry->zero,
|
|
|
- ir_entry->vector
|
|
|
- );
|
|
|
- } else {
|
|
|
- struct IO_APIC_route_entry entry;
|
|
|
-
|
|
|
- entry = ioapic_read_entry(ioapic_idx, i);
|
|
|
- printk(KERN_DEBUG " %02x %02X ",
|
|
|
- i,
|
|
|
- entry.dest
|
|
|
- );
|
|
|
- pr_cont("%1d %1d %1d %1d %1d "
|
|
|
- "%1d %1d %02X\n",
|
|
|
- entry.mask,
|
|
|
- entry.trigger,
|
|
|
- entry.irr,
|
|
|
- entry.polarity,
|
|
|
- entry.delivery_status,
|
|
|
- entry.dest_mode,
|
|
|
- entry.delivery_mode,
|
|
|
- entry.vector
|
|
|
- );
|
|
|
- }
|
|
|
- }
|
|
|
+ x86_io_apic_ops.print_entries(ioapic_idx, reg_01.bits.entries);
|
|
|
}
|
|
|
|
|
|
__apicdebuginit(void) print_IO_APICs(void)
|