|
@@ -440,7 +440,7 @@ nv04_fifo_intr(struct nouveau_subdev *subdev)
|
|
|
}
|
|
|
|
|
|
if (!nv04_fifo_swmthd(priv, chid, mthd, data)) {
|
|
|
- nv_info(priv, "CACHE_ERROR - Ch %d/%d "
|
|
|
+ nv_error(priv, "CACHE_ERROR - Ch %d/%d "
|
|
|
"Mthd 0x%04x Data 0x%08x\n",
|
|
|
chid, (mthd >> 13) & 7, mthd & 0x1ffc,
|
|
|
data);
|
|
@@ -476,7 +476,7 @@ nv04_fifo_intr(struct nouveau_subdev *subdev)
|
|
|
u32 ib_get = nv_rd32(priv, 0x003334);
|
|
|
u32 ib_put = nv_rd32(priv, 0x003330);
|
|
|
|
|
|
- nv_info(priv, "DMA_PUSHER - Ch %d Get 0x%02x%08x "
|
|
|
+ nv_error(priv, "DMA_PUSHER - Ch %d Get 0x%02x%08x "
|
|
|
"Put 0x%02x%08x IbGet 0x%08x IbPut 0x%08x "
|
|
|
"State 0x%08x (err: %s) Push 0x%08x\n",
|
|
|
chid, ho_get, dma_get, ho_put,
|
|
@@ -494,7 +494,7 @@ nv04_fifo_intr(struct nouveau_subdev *subdev)
|
|
|
nv_wr32(priv, 0x003334, ib_put);
|
|
|
}
|
|
|
} else {
|
|
|
- nv_info(priv, "DMA_PUSHER - Ch %d Get 0x%08x "
|
|
|
+ nv_error(priv, "DMA_PUSHER - Ch %d Get 0x%08x "
|
|
|
"Put 0x%08x State 0x%08x (err: %s) Push 0x%08x\n",
|
|
|
chid, dma_get, dma_put, state,
|
|
|
nv_dma_state_err(state), push);
|
|
@@ -531,7 +531,7 @@ nv04_fifo_intr(struct nouveau_subdev *subdev)
|
|
|
}
|
|
|
|
|
|
if (status) {
|
|
|
- nv_info(priv, "unknown intr 0x%08x, ch %d\n",
|
|
|
+ nv_warn(priv, "unknown intr 0x%08x, ch %d\n",
|
|
|
status, chid);
|
|
|
nv_wr32(priv, NV03_PFIFO_INTR_0, status);
|
|
|
status = 0;
|
|
@@ -541,7 +541,7 @@ nv04_fifo_intr(struct nouveau_subdev *subdev)
|
|
|
}
|
|
|
|
|
|
if (status) {
|
|
|
- nv_info(priv, "still angry after %d spins, halt\n", cnt);
|
|
|
+ nv_error(priv, "still angry after %d spins, halt\n", cnt);
|
|
|
nv_wr32(priv, 0x002140, 0);
|
|
|
nv_wr32(priv, 0x000140, 0);
|
|
|
}
|