|
@@ -234,6 +234,7 @@
|
|
|
reg = <0x70006000 0x40>;
|
|
|
reg-shift = <2>;
|
|
|
interrupts = <0 36 0x04>;
|
|
|
+ clock-frequency = <408000000>;
|
|
|
nvidia,dma-request-selector = <&apbdma 8>;
|
|
|
clocks = <&tegra_car 6>;
|
|
|
status = "disabled";
|
|
@@ -243,6 +244,7 @@
|
|
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
|
|
reg = <0x70006040 0x40>;
|
|
|
reg-shift = <2>;
|
|
|
+ clock-frequency = <408000000>;
|
|
|
interrupts = <0 37 0x04>;
|
|
|
nvidia,dma-request-selector = <&apbdma 9>;
|
|
|
clocks = <&tegra_car 160>;
|
|
@@ -253,6 +255,7 @@
|
|
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
|
|
reg = <0x70006200 0x100>;
|
|
|
reg-shift = <2>;
|
|
|
+ clock-frequency = <408000000>;
|
|
|
interrupts = <0 46 0x04>;
|
|
|
nvidia,dma-request-selector = <&apbdma 10>;
|
|
|
clocks = <&tegra_car 55>;
|
|
@@ -263,6 +266,7 @@
|
|
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
|
|
reg = <0x70006300 0x100>;
|
|
|
reg-shift = <2>;
|
|
|
+ clock-frequency = <408000000>;
|
|
|
interrupts = <0 90 0x04>;
|
|
|
nvidia,dma-request-selector = <&apbdma 19>;
|
|
|
clocks = <&tegra_car 65>;
|
|
@@ -273,6 +277,7 @@
|
|
|
compatible = "nvidia,tegra30-uart", "nvidia,tegra20-uart";
|
|
|
reg = <0x70006400 0x100>;
|
|
|
reg-shift = <2>;
|
|
|
+ clock-frequency = <408000000>;
|
|
|
interrupts = <0 91 0x04>;
|
|
|
nvidia,dma-request-selector = <&apbdma 20>;
|
|
|
clocks = <&tegra_car 66>;
|