|
@@ -174,7 +174,7 @@ static void op64_fill_descriptor(struct b43_dmaring *ring,
|
|
|
addrhi = (((u64) dmaaddr >> 32) & ~SSB_DMA_TRANSLATION_MASK);
|
|
|
addrext = (((u64) dmaaddr >> 32) & SSB_DMA_TRANSLATION_MASK)
|
|
|
>> SSB_DMA_TRANSLATION_SHIFT;
|
|
|
- addrhi |= (ring->dev->dma.translation << 1);
|
|
|
+ addrhi |= ring->dev->dma.translation;
|
|
|
if (slot == ring->nr_slots - 1)
|
|
|
ctl0 |= B43_DMA64_DCTL0_DTABLEEND;
|
|
|
if (start)
|
|
@@ -678,7 +678,7 @@ static int dmacontroller_setup(struct b43_dmaring *ring)
|
|
|
b43_dma_write(ring, B43_DMA64_TXRINGHI,
|
|
|
((ringbase >> 32) &
|
|
|
~SSB_DMA_TRANSLATION_MASK)
|
|
|
- | (trans << 1));
|
|
|
+ | trans);
|
|
|
} else {
|
|
|
u32 ringbase = (u32) (ring->dmabase);
|
|
|
|
|
@@ -715,7 +715,7 @@ static int dmacontroller_setup(struct b43_dmaring *ring)
|
|
|
b43_dma_write(ring, B43_DMA64_RXRINGHI,
|
|
|
((ringbase >> 32) &
|
|
|
~SSB_DMA_TRANSLATION_MASK)
|
|
|
- | (trans << 1));
|
|
|
+ | trans);
|
|
|
b43_dma_write(ring, B43_DMA64_RXINDEX, ring->nr_slots *
|
|
|
sizeof(struct b43_dmadesc64));
|
|
|
} else {
|