|
@@ -178,11 +178,11 @@ struct gpio_bank {
|
|
|
u16 virtual_irq_start;
|
|
|
int method;
|
|
|
#if defined(CONFIG_ARCH_OMAP16XX) || defined(CONFIG_ARCH_OMAP2) || \
|
|
|
- defined(CONFIG_ARCH_OMAP34XX) || defined(CONFIG_ARCH_OMAP4)
|
|
|
+ defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
|
|
|
u32 suspend_wakeup;
|
|
|
u32 saved_wakeup;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
u32 non_wakeup_gpios;
|
|
|
u32 enabled_non_wakeup_gpios;
|
|
@@ -276,7 +276,7 @@ static struct gpio_bank gpio_bank_243x[5] = {
|
|
|
|
|
|
#endif
|
|
|
|
|
|
-#ifdef CONFIG_ARCH_OMAP34XX
|
|
|
+#ifdef CONFIG_ARCH_OMAP3
|
|
|
static struct gpio_bank gpio_bank_34xx[6] = {
|
|
|
{ OMAP34XX_GPIO1_BASE, NULL, INT_34XX_GPIO_BANK1, IH_GPIO_BASE,
|
|
|
METHOD_GPIO_24XX },
|
|
@@ -426,7 +426,7 @@ static void _set_gpio_direction(struct gpio_bank *bank, int gpio, int is_input)
|
|
|
reg += OMAP7XX_GPIO_DIR_CONTROL;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
reg += OMAP24XX_GPIO_OE;
|
|
|
break;
|
|
@@ -493,7 +493,7 @@ static void _set_gpio_dataout(struct gpio_bank *bank, int gpio, int enable)
|
|
|
l &= ~(1 << gpio);
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
if (enable)
|
|
|
reg += OMAP24XX_GPIO_SETDATAOUT;
|
|
@@ -546,7 +546,7 @@ static int _get_gpio_datain(struct gpio_bank *bank, int gpio)
|
|
|
reg += OMAP7XX_GPIO_DATA_INPUT;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
reg += OMAP24XX_GPIO_DATAIN;
|
|
|
break;
|
|
@@ -592,7 +592,7 @@ static int _get_gpio_dataout(struct gpio_bank *bank, int gpio)
|
|
|
reg += OMAP7XX_GPIO_DATA_OUTPUT;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
reg += OMAP24XX_GPIO_DATAOUT;
|
|
@@ -684,7 +684,7 @@ void omap_set_gpio_debounce_time(int gpio, int enc_time)
|
|
|
}
|
|
|
EXPORT_SYMBOL(omap_set_gpio_debounce_time);
|
|
|
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
static inline void set_24xx_gpio_triggering(struct gpio_bank *bank, int gpio,
|
|
|
int trigger)
|
|
@@ -856,7 +856,7 @@ static int _set_gpio_triggering(struct gpio_bank *bank, int gpio, int trigger)
|
|
|
goto bad;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
set_24xx_gpio_triggering(bank, gpio, trigger);
|
|
@@ -937,7 +937,7 @@ static void _clear_gpio_irqbank(struct gpio_bank *bank, int gpio_mask)
|
|
|
reg += OMAP7XX_GPIO_INT_STATUS;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
reg += OMAP24XX_GPIO_IRQSTATUS1;
|
|
|
break;
|
|
@@ -954,7 +954,7 @@ static void _clear_gpio_irqbank(struct gpio_bank *bank, int gpio_mask)
|
|
|
__raw_writel(gpio_mask, reg);
|
|
|
|
|
|
/* Workaround for clearing DSP GPIO interrupts to allow retention */
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
reg = bank->base + OMAP24XX_GPIO_IRQSTATUS2;
|
|
|
#endif
|
|
|
#if defined(CONFIG_ARCH_OMAP4)
|
|
@@ -1008,7 +1008,7 @@ static u32 _get_gpio_irqbank_mask(struct gpio_bank *bank)
|
|
|
inv = 1;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
reg += OMAP24XX_GPIO_IRQENABLE1;
|
|
|
mask = 0xffffffff;
|
|
@@ -1077,7 +1077,7 @@ static void _enable_gpio_irqbank(struct gpio_bank *bank, int gpio_mask, int enab
|
|
|
l |= gpio_mask;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
if (enable)
|
|
|
reg += OMAP24XX_GPIO_SETIRQENABLE1;
|
|
@@ -1131,7 +1131,7 @@ static int _set_gpio_wakeup(struct gpio_bank *bank, int gpio, int enable)
|
|
|
spin_unlock_irqrestore(&bank->lock, flags);
|
|
|
return 0;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
if (bank->non_wakeup_gpios & (1 << gpio)) {
|
|
@@ -1227,7 +1227,7 @@ static void omap_gpio_free(struct gpio_chip *chip, unsigned offset)
|
|
|
__raw_writel(1 << offset, reg);
|
|
|
}
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
if (bank->method == METHOD_GPIO_24XX) {
|
|
|
/* Disable wake-up during idle for dynamic tick */
|
|
@@ -1286,7 +1286,7 @@ static void gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
|
|
|
if (bank->method == METHOD_GPIO_7XX)
|
|
|
isr_reg = bank->base + OMAP7XX_GPIO_INT_STATUS;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
if (bank->method == METHOD_GPIO_24XX)
|
|
|
isr_reg = bank->base + OMAP24XX_GPIO_IRQSTATUS1;
|
|
|
#endif
|
|
@@ -1766,7 +1766,7 @@ static int __init _omap_gpio_init(void)
|
|
|
gpio_bank = gpio_bank_243x;
|
|
|
}
|
|
|
#endif
|
|
|
-#ifdef CONFIG_ARCH_OMAP34XX
|
|
|
+#ifdef CONFIG_ARCH_OMAP3
|
|
|
if (cpu_is_omap34xx()) {
|
|
|
gpio_bank_count = OMAP34XX_NR_GPIOS;
|
|
|
gpio_bank = gpio_bank_34xx;
|
|
@@ -1809,7 +1809,7 @@ static int __init _omap_gpio_init(void)
|
|
|
gpio_count = 32; /* 7xx has 32-bit GPIOs */
|
|
|
}
|
|
|
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
if (bank->method == METHOD_GPIO_24XX) {
|
|
|
static const u32 non_wakeup_gpios[] = {
|
|
@@ -1904,7 +1904,7 @@ static int __init _omap_gpio_init(void)
|
|
|
}
|
|
|
|
|
|
#if defined(CONFIG_ARCH_OMAP16XX) || defined(CONFIG_ARCH_OMAP2) || \
|
|
|
- defined(CONFIG_ARCH_OMAP34XX) || defined(CONFIG_ARCH_OMAP4)
|
|
|
+ defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
|
|
|
static int omap_gpio_suspend(struct sys_device *dev, pm_message_t mesg)
|
|
|
{
|
|
|
int i;
|
|
@@ -1927,7 +1927,7 @@ static int omap_gpio_suspend(struct sys_device *dev, pm_message_t mesg)
|
|
|
wake_set = bank->base + OMAP1610_GPIO_SET_WAKEUPENA;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
wake_status = bank->base + OMAP24XX_GPIO_WAKE_EN;
|
|
|
wake_clear = bank->base + OMAP24XX_GPIO_CLEARWKUENA;
|
|
@@ -1975,7 +1975,7 @@ static int omap_gpio_resume(struct sys_device *dev)
|
|
|
wake_set = bank->base + OMAP1610_GPIO_SET_WAKEUPENA;
|
|
|
break;
|
|
|
#endif
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
case METHOD_GPIO_24XX:
|
|
|
wake_clear = bank->base + OMAP24XX_GPIO_CLEARWKUENA;
|
|
|
wake_set = bank->base + OMAP24XX_GPIO_SETWKUENA;
|
|
@@ -2013,7 +2013,7 @@ static struct sys_device omap_gpio_device = {
|
|
|
|
|
|
#endif
|
|
|
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX) || \
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3) || \
|
|
|
defined(CONFIG_ARCH_OMAP4)
|
|
|
|
|
|
static int workaround_enabled;
|
|
@@ -2030,7 +2030,7 @@ void omap2_gpio_prepare_for_retention(void)
|
|
|
|
|
|
if (!(bank->enabled_non_wakeup_gpios))
|
|
|
continue;
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
bank->saved_datain = __raw_readl(bank->base + OMAP24XX_GPIO_DATAIN);
|
|
|
l1 = __raw_readl(bank->base + OMAP24XX_GPIO_FALLINGDETECT);
|
|
|
l2 = __raw_readl(bank->base + OMAP24XX_GPIO_RISINGDETECT);
|
|
@@ -2045,7 +2045,7 @@ void omap2_gpio_prepare_for_retention(void)
|
|
|
bank->saved_risingdetect = l2;
|
|
|
l1 &= ~bank->enabled_non_wakeup_gpios;
|
|
|
l2 &= ~bank->enabled_non_wakeup_gpios;
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
__raw_writel(l1, bank->base + OMAP24XX_GPIO_FALLINGDETECT);
|
|
|
__raw_writel(l2, bank->base + OMAP24XX_GPIO_RISINGDETECT);
|
|
|
#endif
|
|
@@ -2074,7 +2074,7 @@ void omap2_gpio_resume_after_retention(void)
|
|
|
|
|
|
if (!(bank->enabled_non_wakeup_gpios))
|
|
|
continue;
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
__raw_writel(bank->saved_fallingdetect,
|
|
|
bank->base + OMAP24XX_GPIO_FALLINGDETECT);
|
|
|
__raw_writel(bank->saved_risingdetect,
|
|
@@ -2113,7 +2113,7 @@ void omap2_gpio_resume_after_retention(void)
|
|
|
|
|
|
if (gen) {
|
|
|
u32 old0, old1;
|
|
|
-#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP34XX)
|
|
|
+#if defined(CONFIG_ARCH_OMAP2) || defined(CONFIG_ARCH_OMAP3)
|
|
|
old0 = __raw_readl(bank->base + OMAP24XX_GPIO_LEVELDETECT0);
|
|
|
old1 = __raw_readl(bank->base + OMAP24XX_GPIO_LEVELDETECT1);
|
|
|
__raw_writel(old0 | gen, bank->base +
|
|
@@ -2144,7 +2144,7 @@ void omap2_gpio_resume_after_retention(void)
|
|
|
|
|
|
#endif
|
|
|
|
|
|
-#ifdef CONFIG_ARCH_OMAP34XX
|
|
|
+#ifdef CONFIG_ARCH_OMAP3
|
|
|
/* save the registers of bank 2-6 */
|
|
|
void omap_gpio_save_context(void)
|
|
|
{
|
|
@@ -2241,7 +2241,7 @@ static int __init omap_gpio_sysinit(void)
|
|
|
mpuio_init();
|
|
|
|
|
|
#if defined(CONFIG_ARCH_OMAP16XX) || defined(CONFIG_ARCH_OMAP2) || \
|
|
|
- defined(CONFIG_ARCH_OMAP34XX) || defined(CONFIG_ARCH_OMAP4)
|
|
|
+ defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
|
|
|
if (cpu_is_omap16xx() || cpu_class_is_omap2()) {
|
|
|
if (ret == 0) {
|
|
|
ret = sysdev_class_register(&omap_gpio_sysclass);
|
|
@@ -2301,7 +2301,7 @@ static int dbg_gpio_show(struct seq_file *s, void *unused)
|
|
|
|
|
|
irqstat = irq_desc[irq].status;
|
|
|
#if defined(CONFIG_ARCH_OMAP16XX) || defined(CONFIG_ARCH_OMAP2) || \
|
|
|
- defined(CONFIG_ARCH_OMAP34XX) || defined(CONFIG_ARCH_OMAP4)
|
|
|
+ defined(CONFIG_ARCH_OMAP3) || defined(CONFIG_ARCH_OMAP4)
|
|
|
if (is_in && ((bank->suspend_wakeup & mask)
|
|
|
|| irqstat & IRQ_TYPE_SENSE_MASK)) {
|
|
|
char *trigger = NULL;
|